NEC Microcomputers, Inc.



16384 x 1 BIT DYNAMIC MOS RANDOM ACCESS MEMORY

DESCRIPTION

The μ PD2118 is a single +5V power supply, 16384 word by 1 bit Dynamic MOS RAM. The μ PD2118 achieves high speed with low power dissipation by the use of single transistor dynamic storage cell design and advanced dynamic circuitry. This circuit design results in the minimizing of current transients typical of dynamic RAMS. This in turn results in high noise immunity of the µPD2118 in a system environment. By using a multiplexing technique, the µPD2118 can be packaged in an industry standard 16-Pin Dip utilizing 7 address input pins for the 14 address bits required. The two 7 bit address words are referred to as the ROW and COLUMN address. Two TTL clocks, ROW address strobe (RAS) and COLUMN address strobe (CAS) latch these two words into the μPD2118. Non-critical timing requirements for RAS and CAS permit high systems performance without placing difficult constraints upon the multiplexing control circuitry.

The µPD2118 has a three-state output controlled by CAS, independent of RAS. Following a valid read or read-modify-write cycle, data will be held in the output by holding CAS low. Returning CAS to a high state will result in the data out pin reverting to the high impedance mode. Use of this CAS controlled output means that the µPD2118 can perform hidden refresh by holding CAS low to maintain latch data output while using RAS to execute RAS-only-refresh cycles.

The use of single transistor storage cell circuitry requires that data be periodically refreshed. Refreshing can be accomplished by performing RAS-only-refresh cycles, hidden refresh cycles or normal read or write cycles on each of the 128 address combinations of A0 through A6 during a 2 ms period. The write cycle will refresh stored data on all bits of the selected row, except that the bit which is addressed will be modified to reflect the data input.

- FEATURES Single +5V Supply, ±10% Tolerance
 - · Low Power: 138 mW Max Operating 16 mW Max Standby
 - Low VDD Current Transients
 - All Inputs, Including Clocks, TTL Compatible
 - Non-Latched Output is Three-State
 - RAS-Only-Refresh
 - 128 Refresh Cycles Required
 - Page Mode Capability
 - CAS Controlled Output Allows Hidden Refresh


P/N	ACCESS TIME	R/W CYCLE	RMW CYCLE
μPD2118	150 ns	320 ns	410 ns
μPD2118-2	120 ns	270 ns	345 ns
μPD2118-3	100 ns	235 ns	295 ns

PIN CONFIGURATION

NC [1	~	16	□∨ss
DIN [2		15	CAS
WĒ□	3		14	□Ро∪т
RAS [4	μPD	13	□ ^6
^o □	5	2118	12	□ A ₃
A2 🗖	6		11	□ ^4
A1 [7		10	⊐ A ₅
VDD [8		9	□ NC

A ₀ -A ₆	ADDRESS INPUTS
CAS	COLUMN ADDRESS STROBE
DIN	DATA IN
DOUT	DATA OUT
WE	WRITE ENABLE
RAS	ROW ADDRESS STROBE
V _{DD} .	POWER (+5V)
VSS	GROUND

PIN NAMES



Ambient Temperature Under Bias
Storage Temperature
Voltage On Any Pin Relative to VSS2.0 to +7.5V
Data Out Current
Power Dissipation

ABSOLUTE MAXIMUM RATINGS*

^{*}COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS READ, WRITE, AND READ MODIFY WRITE CYCLES ①

 $T_a = 0^{\circ}$ C to 70° C, $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

			LIMITS					
PARAMETER	1	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS	NOTES	
Input Load Current		1LI		10	μА	V _{IN} ≈ V _{SS} to V _{DD}		
Output Leakage Current for High Impedance State		^I LO		10	μА	Chip Deselected CAS at V1H, VOUT = 0 to 5.5V		
VDD Supply Current (Standby)		I _{DD1}		3	mA	CAS and RAS at VIH		
V _{DD} Supply Current	μPD2118-3	I _{DD2}		25	mA			
(Operating)	μPD2118-2	IDD2		22	mA	TRC = TRC Min	②	
	μPD2118-0	¹ DD2		22	mA			
VDD Supply Current	μPD2118-3	I _{DD3}		20	mA			
(RAS-Only Cycle)	μPD2118-2	I _{DD3}		18	m A		2	
	μPD2118-0	I _{DD3}		18	mA	TRC = TRC Min		
VDD Supply Current Page	μPD2118-3	I _{DD4}		20	mA			
Mode, Maximum tPC	μPD2118-2	I _{DD4}	1	17	mA		2	
Minimum tCAS	μPD2118-0	I _{DD4}		15	mA			
V _{DD} Supply Current (Standby, Output Enabled)		IDD5		4	mA	CAS at VIL, RAS at VIH	2	
Input Low Voltage		VIL	-2.0	8.0	>			
Input High Voltage		VIH	2.4	7.0	v			
Output Low Voltage		VOL		0.4	v	IOL = 4.2 mA		
Output High Voltage		Voн	2.4			10H = -5 mA		

Notes: 1 All voltages referenced to VSS.

CAPACITANCE 1

 $T_a = 25^{\circ}C$, VDD = 5V \pm 10%, VSS = 0V, unless otherwise noted.

SYMBOL	PARAMETER	TYP	MAX	UNIT
CI1	Address, Data In	3	5	pF
CI2	RAS, WE	4	7	pF
CI3	CAS	6	10	ρF
C0	Data Out	4	7	pF

NOTES: ① Capacitance measured with Boonton meter or effective capacitance calculated from the Equation C = $I\Delta T/\Delta V$ with ΔV equal to 3V and power supplies at nominal levels.

² IDD is dependent on output loading when the device output is selected. Specified IDD Max is measured with the output open.


READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

		μPD2	118-3	μPD2	118-2	μPD2	118-0		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	NOTES
†RAC	Access Time From RAS		100		120		150	ns	4 5
tCAC	Access Time From CAS		50		65		80	ns	4 5 (
¹REF	Time Between Refresh		2		2		2	ms	
tRP	RAS Precharge Time	110		120		135		ns	
[†] CPN	CAS Precharge Time (non-page- mode cycles)	50		55		70		ns	
¹ CRP	CAS to RAS Precharge Time	0		0		0		ns	
[†] RCD	RAS to CAS Delay Time	20	50	20	55	25	70	ns	1
tRSH	RAS Hold Time	65		85		105		ns	
[†] CSH	CAS Hold Time	110		135		165		ns	
tASR	Row Address Set-Up Time	0		0		0		ns	
†RAH	Row Address Hold Time	10		10		15		ns	
tASC	Column Address Set-Up Time	0		0		0		ns	
†CAH	Column Address Hold Time	15		15		20		ns	
tAR.	Column Address Hold Time, to RAS	65		70		90		ns	
ŧτ	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	8
†OFF	Output Buffer Turn Off Delay	0	45	Ö	50	0	60	ns	
	RI	EAD A	ID REFR	ESH CY	CLES	,			
†RC	Random Read Cycle Time	235		270		320		ns	
tras	RAS Pulse Width	115	10,000	140	10,000	175	10,000	ns	
¹CAS	CAS Pulse Width	60	10,000	80	10,000	95	10,000	ns	
tRCS	Read Command Set-Up Time	0		0		0		ns	
†RCH	Read Command Hold Time	0		0		0		ns	
		V	RITE CY	CLE					
†RC	Random Write Cycle Time	235		270		320		ns	
tRAS	RAS Pulse Width	115	10,000	140	10,000	175	10,000	ns	
†CAS	CAS Pulse Width	60	10,000	80	10,000	95	10,000	ns	
twcs	Write Command Set-Up Time	0		0		0		ns	9
†WCH	Write Command Hold Time	30	-	35		45		ns	
twcn	Write Command Hold Time, to RAS	80		90		115		ns	
twp	Write Command Pulse Width	35		40		50		ns	
†RWL	Write Command to RAS Lead	70		90		110		ns	
tCWL	Write Command to CAS Lead Time	65		85		100		ns	
†DS	Data-In Set-Up Time	0		0		0		ns	
трн	Data-In Hold Time	30		35	1	45		ns	
tDHR	Data-In Hold Time, to RAS	80		90		115		ns	
·DIN		-	DIFY-WF	ITE CY	CLE	•			
¹RWC	Read-Modify-Write Cycle Time	295		345		410		ns	
¹RRW	RMW Cycle RAS Pulse Width	175	10,000	215	10,000	265	10,000	ns	
tCRW	RMW Cycle CAS Pulse Width	120	10,000	155	10,000	185	10,000	ns	—
tRWD	RAS to WE Delay	100	1,230	120		150	1	ns	(9)
	CAS to WE Delay	50		65		80		ns	9
tCWD	0.10.10 112 00101		GE MOD		LE	1 50	L	1	
		1		T	1	100	T		
1PC	Page Mode Read or Write Cycle	130	-	160	-	190	ļ	ns	
TPCM	Page Mode Read-Modify-Write	190	-	235	-	280	<u> </u>	ns	
₹CP	CAS Precharge Time, Page Cycle	60	ļ	70		85	10.55	ns	
^t RPM	RAS Pulse Width, Page Mode	125	10,000	150	10,000	175	10,000	ns	<u> </u>
tCAS	CAS Pulse Width	60	10,000	80	10,000	95	10,000	ns	1


^{*}NOTES: See page 7.








WRITE CYCLE



READ-MODIFY-WRITE CYCLE




NOTES: See page 7.




RAS-ONLY REFRESH CYCLE

TIMING WAVEFORMS (CONT.)



TIMING WAVEFORMS (CONT.)



- Notes: 1 All voltages referenced to VSS.
 - 2 Eight cycles are required after power-up or prolonged periods greater than 2 ms of RAS inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
 - 3 AC Characteristics assume t_T = 5 ns.
 - 4 Assume that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than t_{RCD} (max), then t_{RAC} will increase by the amount that tRCD exceeds tRCD (max)
 - 5 Load = 2 TTL loads and 100pF.
 - ⑥ Assumes t_{RCD} ≥ t_{RCD} (max).
 - $^{\circ}$ HCD (max) is specified as a reference point only: if tRCD is less than tRCD (max) access time is tRAC. (IRCD is greater than tRCD (max) access time is tRCD + tCAC
 - →
 y is measured between V_{IH} (min) and V_{IL} (max).
 - 30 % > towo and towo are specified as reference points only. If twos ≥ twos (min) the cycle is an early cycle and the data out pin will remain high impedance throughout the entire cycle. If tCWD > tCWD and tRWD > tRWD (min), the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate,
 - (1) VIH min and VIL max are reference levels for measuring timing of input signals.
 - 10 OH min and VOL max are reference levels for measuring timing of DOUT.
 - 4 toff is measured to $\textbf{I}_{OUT} < \textbf{I}_{LO} \textbf{I}_{.}$
 - (5) tDS and tDH are referenced to CAS or WE, whichever occurs last.
 - 6 tRCH is referenced to the trailing edge of CAS or RAS, whichever occurs first.
 - TCRP requirements is only applicable for RAS/CAS cycles preceded by a CASonly cycle (i.e., for systems where CAS has not been decoded with RAS).

READ CYCLE

A Read cycle is performed by maintaining Write Enable (WE) high during a RAS/CAS operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time. Device access time, tACC, is the longer of the two calculated intervals $t_{ACC} = t_{RAC}$ or $t_{ACC} = t_{RCD} + t_{CAC}$.

Access time from RAS, tRAC, and access time from CAS, tCAC, are device parameters. Row to column address strobe delay time, tRCD, are system dependent timing parameters. For example, substituting the device parameters of the μ PD2118-3 yields tACC = tRAC = 100 nsec for 20 nsec ≤tRCD ≤50 nsec, but tACC = tRCD + tCAC = tRCD + 50 for tRCD >50 nsec.

Note that if 20 nsec ≤tRCD ≤50 nsec device access time is determined by the first equation and is equal to tRAC. If tRCD >50 nsec, access time is determined by the second equation. This 30 nsec interval (shown in the tRCD inequality in the first equation) in which the falling edge of CAS can occur without affecting access time is provided to allow for system timing skew in the generation of CAS.

µ PD2118

Each of the 128 rows of the μ PD2118 must be refreshed every 2 milliseconds to maintain data. Any memory cycle (read, write, or \overline{RAS} only) refreshes the selected row as defined by the low order (\overline{RAS}) addresses. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

REFRESH CYCLES

A \overline{RAS} -only refresh cycle is the recommended technique for most applications to provide for data retention. A \overline{RAS} -only refresh cycle maintains the DOUT in the high impedance state with a typical power reduction of 20% over a Read or Write cycle.

RAS/CAS TIMING

RAS and CAS have minimum pulse widths as defined by tRAS and tCAS respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle once begun by bringing RAS and/or CAS low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle can not begin until the minimum precharge time, tRP, has been met.


Data Output (D_{OUT}), which has three-state capability, is controlled by CAS. During CAS high state (CAS at V_{1H}) the output is in the high impedance state. The following table summarizes the D_{OUT} state for various types of cycles.

DATA OUTPUT OPERATION

Type of Cycle	DOUT State
Read Cycle	Data From Addressed Memory Cell
Early Write Cycle	HI-Z
RAS-Only Refresh Cycle	HI-Z
CAS-Only Cycle	HI-Z
Read/Modify/Write Cycle	Data From Addressed Memory Cell
Delayed Write Cycle	Indeterminate

HIDDEN REFRESH

A feature of the μ PD2118 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding \overline{CAS} at $V_{\parallel L}$ and taking \overline{RAS} high and after a specified precharge period (tRP) executing a " \overline{RAS} -Only" refresh cycle, but with \overline{CAS} held low (see Figure below).



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.


44

POWER ON

The μ PD2118 requires no power on sequence. After the application of the V_{DD} supply, or after extended periods of bias (greater than 2 ms) without clocks, the device must perform a minimum of eight (8) initialization cycles (any combination of cycles containing a \overline{RAS} -clock such as \overline{RAS} -only refresh) prior to normal operation.


The VDD current (IDD) requirement of the μ PD2118 during power on is, however, dependent upon the input levels of RAS and CAS. If the input levels of these clocks are at VIH or VDD, whichever is lower, the IDD requirement per device is IDD1 (IDD standby). If the input levels for the two clocks are lower than VIH or VDD, the IDD requirement will be greater than IDD1. For large systems, this current requirement for IDD could be substantially more than that for which the system has been designed. A system which has been designed assuming the majority of devices to be operating in the refresh/standby mode may produce sufficient IDD loading such that the power supply might current limit. To assure that the system will not experience such loading during power on, a pullup resistor for each clock input to VDD to maintain the non-selected current level (IDD1) for the power supply is recommended.

PACKAGE OUTLINE μPD2118D



	Cerdip					
ITEM	MILLIMETERS	INCHES				
A	19 9 MAX	0 784 MAX				
8	1.06	0.042				
С	2 54	0.10				
0	0.46 + 0.10	0.018 ± 0.004				
E	17.78	0.70				
F.	1.5	0.059				
G	2 54 MIN	0 10 MIN				
н	0.5 MIN	0.019 MIN				
1	4 58 MAX	0 181 MAX				
J	5 08 MAX	0 20 MAX				
K	7 62	0 30				
L	64	0.75				
м .	0 25 0 10	0 0098 0 0039				

μPD2118C



Plastic				
ITEM	MILLIMETERS	INCHES		
A	19 4 MAX	0.76 MAX		
8	0.81	0.03		
С	2 54	0.10		
D	0.5	0.02		
E	17.78	0 70		
F	1.3	0.051		
c	2 54 MIN	0.10 M(N		
н	0.5 MIN	0.02 MIN		
Į.	4 05 MAX	0 16 MAX		
J	4 55 MAX	0 18 MAX		
ĸ	7.62	0 30		
L	6 4	0.25		
м	+ 0.10 0 25 - 0.05	0.01		

2118DS-12-80-CAT