

SONY.**CXB1131Q/Q-Y**

T-68-11-51

9, 8, Dual 4-bit Demultiplexer**Description**

The CXB1131Q is an ultra high speed monolithic ECL Demultiplexer which functions as a 9-bit, 8-bit or dual 4-bit Serial to Parallel Converter. S1 and S2 select a bit length.

With Load Select (LS) input set to LOW, start Load pulse (ST) starts loading of the data. ST has to be maintained High for at least (bit length - 1) clock periods.



With LS set to HIGH, External Load (EL) pulse loads parallel data. The bit length is determined by a period of EL.

Features

- Typical clock rate up to 1.5 GHz
- Variable bit length: 9-bit, 8-bit and Dual 4-bit
- Internal pull down resistors on input pins to maintain logic Low level with the pins left open
- ECL 100K compatible I/O levels
- Differential clock, data input and latch pulse output

Pin Names

$D_A, \overline{D_A}$	Serial Data inputs (9, 8 and 4-bit operation)
$D_B, \overline{D_B}$	Serial Data inputs (4-bit operation)
S _n	Bit length Select inputs
LS	Load Select input
ST	Load Start input
EL	External Load pulse input
C, $\overline{C}$	Clock inputs (positive edge trigger)
Q _n	Demultiplexed parallel data outputs (9, 8 and 4-bit)
S _{OUT}	Serial data output
TRIG	Trigger pulse output
LD, $\overline{LD}$	Load pulse outputs
V _{CC}	Circuit ground
V _{CCA}	Circuit ground for outputs
V _{EE}	Negative voltage supply

Logic Symbol**Pin Assignment**

SONY

CXB1131Q/QY

T-68-11-51

DC Characteristics

 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_C = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-258	-190	-133	mA

Note: Other DC characteristics; See pages 3-3 and 3-4.

AC Characteristics

 $V_{EE} = -4.5 \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_C = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Propagation delay time	T _{PLH}	C	Qn	ST=L	1380	1840	2340	ps
	T _{PHL}				1350	1800	2290	
	T _{PLH}		SOUT		890	1180	1500	
	T _{PHL}				870	1160	1470	
	T _{PLH}		TRIG		1140	1520	1930	
	T _{PHL}				1130	1500	1900	
	T _{PLH}	LD	LS=L	1240	1650	2050		
	T _{PHL}			1030	1370	1740		
	T _{PLH}		LS=H	750	970	1200		
	T _{PHL}			750	970	1200		
Set up time	T _S	D _A ,C	Qn	LS=L	-110			
		D _B ,C			260			
		C,EL		LS=H	50			
Hold time	T _H	C,D _A		LS=L	390			
		C,D _B			130			
		EL,C		LS=H	400			
Release time	T _R	ST,C			150			
Max. Clock frequency	9Bit	f _{MAX}	C		1.4	1.7	GHz	
	8Bit				1.2	1.5		
	48bit				1.3	1.6		
	External				1.4	1.7		
Rise time	T _{TLH}		Qn,LD SOUT,TRIG	20% to 80%		420	530	ps
Fall time	T _{THL}				360	460		

Note: AC test circuit; See pages 4-4 and 4-5.

SONY®

CXB1131Q/QY

T-68 -11-51

Function Table

LS	S1	S2	ST	EL	C	Function		
L	L	L	L	X	J	Internal Load	9bit	Load and output, DA → Q0-Q8
L	L	L	H	X	J			Initialize (8 clock period minimum)
L	L	H	L	X	J		8bit	Load and output, DA → Q1-Q8
L	L	H	H	X	J			Initialize (7 clock period minimum)
L	H	X	L	X	J		4bit	Load and Shift DA → Q5-Q8
L	H	X	H	X	J		X2	DB → Q1-Q4
H	L	X	X	X	J	External Load	5 ≤ bit length ≤ 9	Serial Data Load
H	L	X	X	J	X			Parallel Data Output
H	H	X	X	X	J		bit length ≤ 4	Serial Data Load
H	H	X	X	J	X			Parallel Data Output

H: HIGH voltage level, L: LOW voltage level, J: Positive transition edge, X: Don't care


In the External Load mode, serial input data is entered synchronously with clock (C) and parallel output data is output to output pins synchronously with External Load (EL). The bit length can be determined by the period of EL pulse. See Timing Diagram.

SONY

CXB1131Q/QY

T-68-11-51

Block Diagram




SONY.

CXB1131Q/QY

T-68-11-51

Timing Diagram — 9-bit




SONY.

CXB1131Q/QY


Timing Diagram — 4-bit × 2

T-68-11-51



SONY.**Timing Diagram — 6-bit External Load**

T-68-11-51



Package Data


T-90-20

Package Outline

Unit: mm


24pin QFP (QFP-24M-S01)

24pin QFP (Metal) 0.3g




32pin QFP (QFP-32M-S01)

32pin QFP (Metal) 0.2g



24pin QFP (QFP-24M-L02)


24pin QFP (Metal) 0.3g



T-90-20

32pin QFP (QFP-32M-L02)


32pin QFP (Metal) 0.2g



SONY NAME	QFP-32M-L02
EIAJ NAME	XQFP032-M-0000-C
JEDEC CODE	


32pin QFP (QFP-32C-L01)

32pin QFP (Ceramic)



SONY NAME	QFP-32C-L01
EIAJ NAME	XQFP032-G-0000-A
JEDEC CODE	

16pin QFP



Package Data

Package Data	Page
1. 16 pin QFP	6-3
2. 24 pin QFP	6-3
3. 32 pin QFP	6-3
4. 24 pin QFP with formed lead	6-4
5. 32 pin QFP with formed lead	6-4

Package Data


T-90-20

Package Outline

Unit: mm


24pin QFP (QFP-24M-S01)

24pin QFP (Metal) 0.3g




32pin QFP (QFP-32M-S01)

32pin QFP (Metal) 0.2g



24pin QFP (QFP-24M-L02)


24pin QFP (Metal) 0.3g



T-90-20

32pin QFP (QFP-32M-L02)


32pin QFP (Metal) 0.2g



SONY NAME	QFP-32M-L02
EIAJ NAME	XQFP032-M-0000-C
JEDEC CODE	

32pin QFP (QFP-32C-L01)

32pin QFP (Ceramic)



SONY NAME	QFP-32C-L01
EIAJ NAME	XQFP032-G-0000-A
JEDEC CODE	

16pin QFP

