

DM77/87SR476 (512 x 8) 4k-Bit Registered TTL PROM

General Description

The DM77/87SR476 is an electrically programmable Schottky TTL read-only memory with D-type, master-slave registers on-chip. This device is organized as 512 words by 8-bits and is available in the TRI-STATE® output version. Designed to optimize system performance, this device also substantially reduces the cost and size of pipelined microprogrammed systems and other designs wherein accessed PROM data is temporarily stored in a register. The DM77/87SR476 also offers maximal flexibility for memory expansion and data bus control by providing both synchronous and asynchronous output enables. All outputs will go into the "OFF" state if the synchronous chip enable (GS) is high before the rising edge of the clock, or if the asynchronous chip enable (G) is held high. The outputs are enabled when GS is brought low before the rising edge of the clock and G is held low. The GS flip-flop is designed to power up to the "OFF" state with the application of VCC.

Data is read from the PROM by first applying an address to inputs A0-A8. During the setup time the output of the array is loaded into the master flip-flop of the data register. During the rising edge (low to high transition) of the clock, the data is then transferred to the slave of the flip-flop and will appear on the output if the output is enabled. Following the rising edge clock transition the addresses and synchronous chip enable can be removed and the output data will remain stable.

The DM77SR476 also features an initialize function, INIT. The initialize function provides the user with an extra word


of programmable memory which is accessed with single pin control by applying a low on $\overline{\text{INIT}}$. The initialize function is asynchronous and is loaded into the output register when $\overline{\text{INIT}}$ is brought low. The unprogrammed state of the $\overline{\text{INIT}}$ is all lows $\overline{\text{PS}}$ loads ones into the output registers when brought low.

PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

Features

- Functionally compatible with AM27S25
- On-chip, edge-triggered registers
- Synchronous and asynchronous enables for word expansion
- Programmable asynchronous INITIALIZE
- 24-pin, 300 mil thin-dip package
- 35 ns address setup and 20 ns clock to output for maximum system speed
- Highly reliable, titanium tungsten fuses
 - TRI-STATE outputs
- Low voltage TRI-SAFE™ programming
- All parameter's guaranteed over temperature
- Preset input

Block Diagram




Pin Names


AU-A8	Addresses
С	Clock
G	Output Enable
GND	Ground
<u>GS</u>	Synchronous Output Enable
ĪNĪT	Initialize
PS	Preset
Q0-Q7	Outputs
V _{CC}	Power Supply

3-82

Connection Diagrams







Top View

Order Number DM87SR476V or 476BV See NS Package Number V28A

TL/D/9202-2
Top View
Order Number DM77/87SR476J, 476BJ,

DM87SR476N or 476BN See NS Package Number J24A or N24A

Ordering Information

Commercial Temp Range (0°C to +70°C)

Parameter/Order Number	Min Address to CLK Setup Time				
DM87SR476BJ	35				
DM87SR476J	50				
DM87SR476BN	35				
DM87SR476N	50				
DM87SR476BV	35				
DM87SR476V	50				

Military Temp Range (-55°C to +125°C)

Parameter/Order Number	Min Address to CLK Setup Time		
D M 77SR476BJ	40		
DM77SR476J	55		

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (Note 2) -0.5V to +7.0V Input Voltage (Note 2) -1.2V to +5.5V Output Voltage (Note 2) -0.5V to +5.5V Storage Temperature -65°C to +150°C Lead Temperature (Soldering, 10 sec.) 300°C

ESD to be determined

Note 1: Absolute Maximum Ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values

Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

Operating Conditions Max Units Supply Voltage (V_{CC}) Military 4.50 5.50 Commercial 4.75 5.25 Ambient Temperature (TA) Military -55 +125 °C Commercial 0 +70°C Logical "0" Input Voltage 0 0.8 ٧ Logical "1" Input Voltage 2.0 5.5

DC Electrical Characteristics (Note 1)

Symbol	Parameter	Conditions	DM77SR476, 476B			DM87SR476, 476B			Units
		Soliditions	Min	Тур	Max	Min	Тур	Max	Units
I _{IL}	Input Load Current	$V_{CC} = Max, V_{IN} = 0.45V$		-80	-250		-80	- 250	μΑ
Iн	Input Leakage Current	$V_{CC} = Max, V_{IN} = 2.7V$			25			25	μА
		$V_{CC} = Max, V_{IN} = 5.5V$			1.0			1.0	mA
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = 16 mA		0.35	0.50		0.35	0.45	V
V _{IL}	Low Level Input Voltage				0.80			0.80	V
ViH	High Level Input Voltage		2.0			2.0			V
$V_{\mathbb{C}}$	Input Clamp Voltage	$V_{CC} = Min, I_{IN} = -18 \text{ mA}$		0.8	-1.2		-0.8	-1.2	V
CI	Input Capacitance	$V_{CC} = 5.0, V_{IN} = 2.0V$ $T_A = 25^{\circ}C, 1 \text{ MHz}$		4.0			4.0		pF
Co	Output Capacitance	$V_{CC} = 5.0V$, $V_{O} = 2.0V$ $T_{A} = 25^{\circ}C$, 1 MHz, Outputs Off		6.0			6.0	.=	ρF
lcc	Power Supply Current	V _{CC} = Max, Input Grounded All Outputs Open		135	185		135	185	mA
los	Short Circuit Output Current	V _O = 0V, V _{CC} = Max (Note 2)	-20		-70	-20		-70	mA
loz	Output Leakage (TRI-STATE)	V _{CC} = Max, V _O = 0.45V to 2.4V Chip Disabled	-50		+ 50	-50		+ 50	μΑ
V _{OH}	Output Voltage High	$I_{OH} = -2.0 \text{ mA}$	2.4	3.2					V
		$I_{OH} = -6.5 \text{ mA}$				2.4	3.2		V

Note 1: These limits apply over the entire operating range unless stated otherwise. All typical values are for V_{CC} = 5.0V and T_A = 25°C.

Note 2: During IOS measurements, only one output at a time should be grounded. Permanent damage may otherwise result.

Symbol Paramet	Parameter	DM77SR476, 476		476B	76B DM87SR476, 476B				
			Min	Тур	Max	Min	Тур	Max	Units
t _{S(A)}	Address to C (High) Setup Time	SR476	55	20		50	20		
		SR476B	40	20		35	20		ns
^t H(A)	Address to C (High) Hold Time		0	-5		0	-5		ns
tphL(C) Delay from C (High) to Output (High or Low)	SR476		15	30		15	27		
	(High or Low)	SR476B		15	25		15	20	ns
t _{WH(C)}	C Width (High or Low)		25	13		20	13		ns
ts(GS)	GS to C (High) Setup Time		10	0		10	0	i —	ns
t _{H(GS)}	GS to C (High) Hold Time		5	0		5	0	-	ns
t _{PLH(PS)}	Delay from PS (Low) to Output (High)			20	40	<u> </u>	20	30	ns
t _{PLH(INIT)} t _{PHL(INIT)}	, , , , , , , , , , , , , , , , , , , ,			20	40		20	30	ns
twL(PS)	PS Pulse Width (Low)		15	10		15	10		ns
t _{WL(INIT)}	INIT Pulse Width (Low)		15	10		15	10		
ts(PS)	PS Recovery (High) to C (High)		25	10		20	10		ns
ts(INIT)	INIT Recovery (High) to C (High)		25	10		20	10		ns
t _{PZL(C)} t _{PZH(C)}	Delay from C (High) to Active Output (High or Low)			20	35		20	30	ns
t _{PZL(} G) t _{PZH(} G)	Delay from \overline{G} (Low) to Active Output (High or Low)			15	30		15	25	ns
t _{PZL(C)} t _{PHZ(C)}	Delay from C (High) to Inactive Output (TRI-STATE)			20	35		20	30	ns
t _{PZL(G)} t _{PHZ(G)}	Delay from \overline{G} (High) to Inactive Output (TRI-STATE)	-		15	30		15	25	ns

Functional Description

TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits and functionality of input and enable gates. All test circuits are available at both wafer and assembled device levels to allow 100% functional and parametric testing at every stage of the test flow.

RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titanium-tungsten metallization is an integral part, and the use of an on-chip programming circuit.

A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5V, this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of $V_{\rm CC}$ and temperature.