Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003



Cautions

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Application Notes Hitachi Single-Chip Microcomputer Technical Questions and Answers H8/500 Series

Preface

The H8/500 Series is a series of highly integrated single-chip microcontrollers. Their CPU core has an internal 16-bit architecture, and each chip includes diverse high-performance peripheral hardware.

These technical questions and answers relate to the H8/510, H8/520, H8/532, H8/534, and H8/536.

ltem			H8/510	H8/520	H8/532	H8/534	H8/536
CPU			H8/500	H8/500	H8/500	H8/500	H8/500
Memory	ROM	Masked ROM	_	16 kbytes	32 kbytes	32 kbytes	62 kbytes
		ZTAT®*2	×	О	О	О	О
	RAM		_	512 bytes	1 kbyte	2 kbytes	2 kbytes
Address	space	(bytes)	16 M	1 M	1 M	1 M	1 M
External	data bu	us width (bits)	8/16	8	8	8	8
Timers	16-bit	free-running timer	2 ch	2 ch	3 ch	3 ch	3 ch
	8-bit ti	mer	1 ch	1 ch	1 ch	1 ch	1 ch
	Watch	idog timer	1 ch	1 ch	1 ch	1 ch	1 ch
	PWM	timer	_		3 ch	3 ch	3 ch
Serial co (async/sy	mmuni /nc)	cation interface	2 ch	2 ch	1 ch	2 ch	2 ch
A/D converter	r	External trigger input	10 bits, 4 channels, trigger	10 bits, 4 or 8* channels trigger	10 bits, , 8 channels, no trigger	10 bits, 8 channels, no trigger	10 bits, 8 channels, no trigger
Interrupts	6	External interrupts	5	9	3	7	7
		Internal interrupts	18	18	19	23	23
I/O ports			60	50/54*1	65	65	65
Package	S		QFP-112	DILC-64S (windowed)	LCC-84 (windowed)	LCC-84 (windowed)	LCC-84 (windowed)
				DILP-64S	PLCC-84	PLCC-84	PLCC-84
				PLCC-68*1	QFP-80	QFP-80	QFP-80
				QFP-64			

H8/500 Family

Notes: 1. PLCC-68 package

2. ZTAT is a registered trademark of Hitachi, Ltd.

How to Use These Technical Questions and Answers

Technical Questions and Answers has been created by arranging technical questions actually asked by users of Hitachi microcomputers in a question-and-answer format. It should be read for technical reference in conjunction with the User's Manual.

Technical Questions and Answers can be read before beginning a microcomputer application design project to gain a more thorough understanding of the microcomputer, or during the design process to check up on difficult points.

(For questions and answers about the H8/500 CPU, see H8/500 CPU Microcomputer Technical Questions and Answers.)

Contents

		Q&A No.	Page
On	-chip ROM		
(1)	Address bus, data bus, and control line states during access	QA500 - 001B	1
	to on-chip address space		-
(2)	Programming the H8/536 ZTAT	QA500 - 046A	2
Clo	ck		
(1)	EXTAL and system clock output line	QA500 - 002B	3
(2)	External clock specifications	QA500 - 047A	4
(3)	External clock input	QA500 - 003B	5
(4)	External clock input (2)	QA500 - 048A	6
Tin	iers		
(1)	External clock input to 16-bit FRT	QA500 - 006B	7
(2)	Input capture signal for 16-bit FRT	QA500 - 007B	8
(3)	Access timing to FRC in 16-bit FRT	QA500 - 009B - 1	9
		QA500 - 009B - 2	10
(4)	TCNT of 8-bit timer	QA500 - 011B	11
(5)	WDT when system clock stops	QA500 - 012B	12
(6)	NMI requested by WDT	QA500 - 013B	13
Ser	ial communication interface (SCI)		
(1)	Input/output designation of SCI clock pin	QA500 - 018B	14
(2)	Serial I/O line status	QA500 - 019B	15
(3)	RDRF bit set timing	QA500 - 021B - 1	16
		QA500 - 021B - 2	17
(4)	TDRE bit set timing	QA500 - 022B - 1	18
	-	QA500 - 022B - 2	19
(5)	RDR and DTR utilization when SCI is not used	QA500 - 023B	20
(6)	RDRF bit in SCI	QA500 - 049A	21
(7)	SCI receive error 1	QA500 - 050A	22
(8)	SCI receive error 2 (clocked synchronous mode)	QA500 - 051A	23
(9)	SCI RxD input example (asynchronous mode)	QA500 - 052A	24
(10)	SCI transmit start (asynchronous mode)	QA500 - 053A	25
(11)	Simultaneous transmit/receive in clocked synchronous mode	QA500 - 054A	26
(12)	Clearing the SCI's TDRE bit	QA500 - 055A	27

		Q&A No.	Page
A/I) converter		
(1)	Start of A/D conversion	QA500 - 024B	28
(2)	Non-use of A/D converter reference voltage lines (AV _{CC} , AV _{SS})	QA500 - 025B	29
(3)	Changing A/D conversion mode or channels during conversion	QA500 - 027B	30
(4)	Resistor ladder in A/D converter	QA500 - 028B	31
(5)	Rise time of power supplies (AV_{CC}, V_{CC})	QA500 - 029B	32
(6)	Allowable impedance of A/D signal sources	QA500 - 056A	33
PV	/M timer		
(1)	DTR of PWM timer	QA500 - 031B	34
(2)	PWM pin assignments	QA500 - 057A	35
Da	ta transfer controller (DTC)		
(1)	Interrupts during DTC operation	QA500 - 032B	36
(2)	DTC usage	QA500 - 033B	37
I/C) ports		
(1)	Analog input part data register during A/D conversion	QA500 - 035B	38
(2)	Port output after reset	QA500 - 037B	39
(3)	$\overline{\text{AS}}$ and $\overline{\text{RD}}$ signal timing	QA500 - 039B	40
(4)	Unused I/O lines	QA500 - 040B	41
Po	wer-down modes		
(1)	Power dissipation in hardware and software standby modes	QA500 - 041B	42
Bu	s controller		
(1)	State of D_0 to D_7 with 8-bit data bus	QA500 - 058A	43
Bu	s interface		
(1)	State of D_0 to D_7 during byte access in 16-bit data bus mode	QA500 - 059A	44
Mi	scellaneous		
(1)	RAM standby voltage	QA500 - 060A	45

Address bus, data bus, and control line states during			
ines when is accessed	on- d?		
regardless of chip addre te for both p address. d high for : , RD, WR)	Image:		
	ine state: ines when is accessed regardless chip address. d high for , RD, WR		

Product	H8/536	Q&A No.	QA500) - 046A
Торіс	Programming the H8/536 ZTAT			
Question 1. We ar the Ha	e having trouble programming the 2 8/536. Are there any precautions we	ZTAT versio	on of issing?	Classification—H8/536 Software O On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
1. When writer data in end ac Be su not su	programming the H8/536, you must to memory type HN27C101 and ei n addresses H'F680 to H'1FFFF or s ddress. re to use byte programming mode. T pport page programming.	st set your H ther write H set H'F67F a The H8/536	PROM I'FF as the	Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:
Additional Some PRC	I Information OM writers do not support byte prog	gramming fo	or the H	N27C101.

Product	H8/500	Q&A No.	QA500) - 002B
Topic	EXTAL and system clock output lin	ie		
Question 1. Durin betwe (ø out	g external clock input, what is the p en EXTAL and the system clock ou put)?	hase relatio	onship	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
Answer 1. During betwee shown EXTAL Ø output A	g external clock input, the phase rel en EXTAL and the system clock ou n below.	ationship tput line is	as	Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:
Additional The interna	Information al delay value is not guaranteed.			

Product	H8/500	Q&A No.	QA500 -	047A
Торіс	External clock specifications			
Question 1. When what a	External clock specifications an external clock is supplied to the are the rise-time and fall-time requir	EXTAL pi rements?	n,	Classification—H8/500 Software On-chip ROM On-chip RAM O Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools
Answer 1. For a should External (EXTAL)	20-MHz clock, the rise time (t_{Cr}) ard both be approximately 5 ns. clock t_{Cf} t_{Cf} t_{Cr}	nd fall time	(t _{Cf})	Miscellaneous Related Manuals Manual Title: Other Technical Documentation Document Name:
Additiona	I Information		-	Related Microcomputer Technical Q&A Title:

Product	H8/520, 532, 534, 536	Q&A No.	QA500) - 00)3B
Торіс	External clock input				
Question					Classification—H8/532
1 Eag as	termal algola in much the Handreson M				Software
1. For ex	ternal clock input, the Hardware M	anual snow	vsan		On-chip ROM
exam	ple of a circuit using a 74HC04 (see	below). W	hy is		On-chip RAM
the 74	HC04 necessary?		Ē	0	Clock
			-		Timers
					Serial I/O
EXTAL	Ext	ernal clock	input		A/D
					PWM
	×74HC04		-		DTC
VTAI			-		I/O ports
ATAL			F		Power-down modes
			-		Flec characteristics
			-		Exception handling
			F		Bus interface
			-		External expansion
			F		Development tools
			ŀ		Miscellaneous
A				Del	
Answer			-	Re	
1. If the	XTAL pin open is left open, operati	ion may be	come	ма	nual litle:
unstal	ple.	-			
The 7	4HC04 is necessary to assure stable	operation	at high		
alock	rates	operation	at ingit	Oth	ner Technical
CIOCK	Tates.			Do	cumentation
				Do	cument Name:
			-	_	
				Rel	ated Microcomputer
			-	Tec	
			-	liti	e:
Additiona	Information				
Note: The XTAL pin can be left open if the external clock rate is 16 MHz or less. For masked-					

Note: The XTAL pin can be left open if the external clock rate is 16 MHz or less. For masked-ROM versions and the H8/510, the XTAL pin can be left open for external clock rates up to 20 MHz.

Prod	luct	H8/520, 532, 534, 536	Q&A No.	QA500) - 048A
Торі	с	External clock input (2)			
Que: 1.	Question 1. The H8/500 Series User's Manuals (except H8/510) show a circuit using a 74HC04 for external clock input. (See diagram on previous page.) Can an ALS-TTL, for example, be used instead?		Classification—H8/532 Software On-chip ROM On-chip RAM O Clock Timers		
					Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools
Ans v 1.	wer An Al time a	LS-TTL device can be used if its pronted in the used if its properties of the second s	opagation c 74HC04.	lelay	Related Manuals Manual Title: Other Technical Documentation Document Name:
					Related Microcomputer Technical Q&A Title:
Addi	tional	Information			

Product	H8/500	Q&A No.	QA500) - 006B
Торіс	External clock input to 16-bit FRT	1		
Question 1. When free-r exterr	the external clock source is selecte unning timer, what is the minimum al clock (FTCI)?	d for the 16 pulse width	i-bit of the	Classification—H8/500 Software On-chip ROM On-chip RAM Clock O Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
Answer 1. The n syster Ø FTCI input	hinimum pulse width of the external n clock cycles.	clock is 1.	5	Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:
Additiona	Information			1

Product	H8/500	Q&A No.	QA500	- 007B	
Торіс	Input capture signal for 16-bit FRT				
Question 1. If an I generation will the capture	Input capture signal for 16-bit FRT FRT input capture line (FTI) is mult al-purpose input/output port that is ne rise and fall of the output data up re register?	iplexed wit used for out date the inp	h a tput, but	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface	
Answer 1. Yes. T on the edge s (TCS)	The input capture register will be up input/output line, on the edge select select bit (IEDG) in the timer contro R).	dated by ou cted by the ol/status reg	itput input ister	External expansion Development tools Miscellaneous Related Manuals Manual Title: Other Technical Document Name:	
Additiona	Information		-	Related Microcomputer Technical Q&A Title:	

Product	H8/500	Q&A No.	QA500	- 009B – 1
Торіс	Access timing to FRC in 16-bit FR	T		
Question 1. What count	is the read and write timing of the f er (FRC) in the 16-bit free-running	ree-running timer (FRT	g)? 	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
Answer 1. The a the ne Word used. Additiona	ccess timing of the 16-bit timer's Fl ext page. access (or two successive byte acce The upper byte has to be accessed f	RC is show esses) shoul ïrst.	n on	Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:



Operation when register is read

When the upper byte is read, the upper byte value is passed to the CPU and the lower byte value is transferred to TEMP. Next, when the lower byte is read, the lower byte value in TEMP is passed to the CPU.



FRC Access Timing (write)

Operation when register is written

When the upper byte is written, the upper byte value is stored in TEMP. Next, when the lower byte is written, it is combined with the upper byte value in TEMP and all 16 data bits are written in the register.

Product	H8/500	Q&A No.	QA500) - 01 ⁻	1B
Торіс	TCNT of 8-bit timer				
Question				C	Classification—H8/500
1. When (TCN start c	a compare-match signal clears the T) to H'00, does TCNT remain at H counting up from H'00?	timer count	er s it		Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools
Answer 1. TCN7	Γ starts counting up from H'00.			Rela Mar	ated Manuals
			-	Oth Doc Doc Rela Tec Title	er Technical sumentation sument Name: ated Microcomputer hnical Q&A e:
Additional	Information				

Proc	duct	H8/500	Q&A No.	QA500) - 012B
Торі	ic	WDT when system clock stops			
Que 1.	stion If the detect	system clock stops, will the watchd anything wrong?	og timer (V	VDT)	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
Ans 1.	wer If the count	system clock for the whole chip sto also stops, so the WDT cannot dete	ps, the WD	T re.	Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:
Add	itiona	Information			

Pro	duct	H8/532	Q&A No.	QA500	0 - 013B		
Тор	ic	NMI requested by WDT					
Que	stion				Classification—H8/532		
1	Harry	an and disting and the batters are an NDA	T :		Software		
1. How can you distinguish between an NMI interrupt		On-chip ROM					
	reques	sted from the NMI pin and an NMI	interrupt		On-chip RAM		
	reques	sted by the watchdog timer (WDT)?	?		Clock		
					O Timers		
					Serial I/O		
					A/D		
					PWM		
					DTC		
					I/O ports		
					Power-down modes		
					Elec. characteristics		
					Exception handling		
					Bus interface		
					External expansion		
					Development tools		
					Miscellaneous		
Ans	wer				Related Manuals		
					Manual Title:		
1.	When	the WDT requests an NMI interrup	ot, it sets the	e			
	overfl	ow bit (OVF) in the WDT timer sta	tus/control				
	registe	er (TCSR) to 1. You can detect this	by software	e.			
	•		•				
			OVF Bit in	TCSR	Other Technical		
	NMI r	requested by input signal from pin	0		Documentation		
			1		Document Name:		
			I				
					Related Microcomputer Technical Q&A		
				Title:			
Add	itional	Information			1		
Wh	en the		e IROo inte	errunts o	can be discriminated in the san	ne	
(19/520) 19/520)							
way	. (H8/:	D2U, H8/332)					

Pro	duct	H8/500 Q&A No. QA500 - 018B				
Тор	ic	Input/output designation of SCI c				
Question 1. When input or register		he SCI is used, is the serial clock pin designated for output by writing a 0 or 1 in the data direction (DDR) of the corresponding port?			lassification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous	
Ans 1.	wer When clock in the and 0 (SCR)	you use the SCI, the input or outp line depends on the communication serial mode register (SMR) and the bits (CKE1 and CKE0) in the series). You don't have to set the DDR.	ut setting of n mode bit (e clock enab al control reg	the C/Ā.) ble 1 gister	Rela Manu Othe Docu Docu Rela Tech Title	ted Manuals ual Title: er Technical umentation ument Name: ted Microcomputer inical Q&A
Add						

Produc	t H	18/500		Q&A No.	. QA500 - 019B		
Торіс	S	Serial I/O line status					
Question 1. After input/output ports multiplexed with TxD, RxD, and SCK lines have been used for serial communication, suppose they are redesignated as I/O ports by settings made in the serial control register (SCR) or serial mode register (SMR). What values will the corresponding data direction register (DDR) contain?				, and s ode gister		Classification—H8/500SoftwareOn-chip ROMOn-chip RAMClockTimersSerial I/OA/DPWMDTCI/O portsPower-down modesElec. characteristicsException handlingBus interfaceExternal expansionDevelopment toolsMiscellaneous	
Answer 1. SC of i the we	I oper input/ DDR re use	rations do not a foutput ports. C bits will retai ed for serial co	affect the contents Given the condition n the values they h mmunication.	of the DDR is you descr ad before th	t bits ribe, he pins	Rela Man Othe Doc Doc Rela Tech Title	er Technical umentation ument Name:
Additio	nal In	itormation					

Product	H8/500	Q&A No.	QA500	0 - 021B – 1	
Торіс	RDRF bit set timing				
Question 1. When data reception is completed, the receive data reg full bit (RDRF) in the serial status register (SSR) is se 1. At what timing does this occur in asynchronous mo 2. At what timing does this occur in clocked synchronou mode?		egister set to node? pus	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion		
Answer See the ne	ext page.			Development tools Miscellaneous Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:	
Additiona	I Information				

Proc	luct	H8/500		Q&A No.	QA500 - 021B – 2
Торі	с	RDRF bit s	et timing		
Ans	wer		J. J		
1.	The R data is	DRF bit is s s received. (et to 1 after the fall of See the diagram below.	the next dat .)	a sampling clock after the MSB of the
	Bas	sic clock		12131415161	
Receive data		ceive data		07	STOP
	Dat	ta sampling			_
	RD	RF			→ 0.5 to 1.5ø
			8-Bit Data, 1 St	op Bit, Inte	ernal Clock
2.	The R the da	DRF bit is s ta is receive	et to 1 after the rising d. (See the diagram be	edge of the low.)	serial clock cycle in which the MSB of
	Sei	ial clock			
	Re	ceive data		Bit 6	Bit 7
	RD	RF			→ 0.5 to 1.5ø
			8-Bi	t Data	

Product H8/500 Q&A No. QA500 - 022B - 1			- 022B – 1	
Торіс	TDRE bit set timing			
Topic TDRE bit set timing Question Image: Comparison of the set of the		smit gister	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface	
Answer The TDRE bit is set to 1 at different times depending on whether the transmit shift register (TSR) contains transmit data			it data	External expansion Development tools Miscellaneous Related Manuals Manual Title:
1. Asynd 1.1 ' Basic clock Receive dat	chronous mode Transmit data present in TSR (see d	iagram belo	DW)	Other Technical Documentation Document Name: Related Microcomputer Technical Q&A
TDRE \rightarrow 0.5 to 1.5ø The timing of the start of transmission after the transmit enable bit (TE) is set is similar. Additional Information Continued on next page.				Title:



Pro	duct	H8/500	Q&A No.	o. QA500 - 023B			
Тор	ic	RDR and DTR utilization when SCI is not used					
Question 1. When the fo (1) (2)		n the serial communication interface is not used, can ollowing be utilized as data registers? RDR (receive data register) TDR (transmit data register)				Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools	
Ans 1.	(1) 1 (2)	nswer is as follows: RDR is a read-only register, so it ca data register. TDR can be used as a data register.	nnot be use	d as a	Rel Mar Oth Doc Doc Rel Tec Title	ated Manuals nual Title: er Technical cumentation cument Name: ated Microcomputer hnical Q&A e:	
Add	litional	Information					

Product	H8/500	Q&A No.	QA500	- 049A	
Торіс	RDRF bit in SCI	1			
Question 1. To receive serial data, the receive data register f (RDRF) in the serial status register (SSR) must to 0. What happens if 0 is written in the bit direct without first reading 1? Answer 1. The RDRF bit retains its 1 value and is not clear		gister full bi must be cl it directly,	it eared	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers O Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous Related Manuals Manual Title:	
1. The R overru data.	DRF bit retains its 1 value and is no in error occurs at completion of reco	ot cleared to eiving the n	o 0. An iext	Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:	
Additiona	I Information				
Similar considerations apply to the transmit data register empty bit (TDRE).					

Proc	duct	H8/500	Q&A No.	QA500) - 050A
Торі	ic	SCI receive error 1			
Question 1. If the receive-error interrupt handler returns to the main program without clearing the overrun flag (ORER), framing error flag (FER), or parity error flag (PER) in the serial status register (SSR) to 0, will a receive error occur again?		ain in the occur	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous		
Ans 1.	wer After the red itself	one more instruction is executed in ceive error will occur again, becaus is the interrupt source.	the main p e the error f	rogram flag	Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:
Add	itional	Information			
This	This holds for all on-chip supporting modules, excluding only the external interrupts.				

Product	H8/500	Q&A No.	QA500 - 051A
Торіс	SCI receive error 2 (clocked synch	ronous mo	de)
Question 1. When what t	the SCI is used in clocked synchron time is an overrun error detected?	nous mode,	, at Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
Answer 1. The o the se receiv Serial close Receive of	verrun error bit (ORER) is set to 1 a rial clock when the most significant red. ck	after the rise data bit (bi	e of it 7) is Other Technical Documentation Document Name:
ORER	Reception of 8-Bit Data	- 0.5 to 1.5	5ø Related Microcomputer Technical Q&A Title:
Additional	I Information		l

Pro	duct	H8/500	Q&A No.	QA500	0 - 05	52A
Торіс		SCI RxD input example (asynchronous mode)				
Topic SCI RxD input example (asynchronous mode) Question Image: Suppose the RxD pin is being used as an input port and is now low. Do any precautions have to be taken in order to switch this pin over to its RxD function and receive serial data correctly? 2. Do any precautions have to be taken in order to receive data correctly after detecting the break condition?) er to serial		Classification—H8/532 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling		
Answer 1. Chang receiv		ge the RxD input to high before sett re enable bit (RE) to 1.	etting the SCI's			Bus interface External expansion Development tools Miscellaneous ated Manuals nual Title:
 Change the RxD input to high before setting the SCI's receive enable bit (RE) to 1. Before reception of the first data, supply high input to the RxD line for at least one frame. 				o the	Oth Doo Doo Rel Tec Titl	er Technical cumentation cument Name: ated Microcomputer hnical Q&A e:
Add	litional	Information				

Product	H8/500	Q&A No.	QA500) - 053A		
Торіс	SCI transmit start (asynchronous r	node)				
Question 1. In the SCI transmitting sequence, following the transfer of data from TDR to TSR, the transmit data register empty bit (TDRE) in the serial status register (SSR) is set to 1, then the SCI starts transmitting data. How much delay is there from the time when the TDRE bit is set to 1 until output of the start bit?			afer of apty bit then there tput of	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous		
Answer 1. The d See th Basic clock TDRE Transmit data	elay time is eight basic clock cycles the diagram below. 1 2 3 4 5 6 7 8 9 101112131415161 2 3 4 5 6 7 	art bit	5ø).	Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:		
Additional Information The same timing applies when transmission starts from the setting of the transmit enable bit (TE).						

Pro	duct	H8/500	Q&A No.	QA500) - 05	4A
Торіс		Simultaneous transmit/receive in clocked synchronous mode				
Topic Question 1. Durin synch when		Simultaneous transmit/receive in c g simultaneous transmitting and rec ronous mode, can data be transferre an overrun error has occurred?	Itaneous transmit/receive in clocked synchronous Itaneous transmitting and receiving in clocked mode, can data be transferred in the state errun error has occurred?			de Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion
Ans	wer				Rela	Miscellaneous ated Manuals
Answer 1. Data cannot be transferred. In simultaneous transmitting and receiving in clocked synchronous mode, transmitting or receiving cannot proceed independently before the ORER and TDRE bits are both cleared to 0.			d bits	Oth Doc Doc Rela Tecl Title	er Technical sumentation sument Name: ated Microcomputer hnical Q&A	
Add	itiona	Information			<u> </u>	

Product		H8/500	Q&A No.	QA5	00 - 055A
Торіс		Clearing the SCI's TDRE bit			
Question 1. Wher proble transr TDRI		Clearing the SCI's TDRE bit		er n the ne	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers O Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling External expansion Development tools Miscellaneous
Answe	er Io pr	oblem will occur.			Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:
Additi	onal	Information			
If you write in TDR while the TDRE bit is 0, however, you will destroy the previous TDR data.					

Pro	duct	H8/500	Q&A No.	QA500) - 02	24B
Торіс		Start of A/D conversion				
Question						Classification—H8/500 Software
1. 2.	Software can select the start of A/D conversion by setting the A/D start bit (ADST) in the A/D control/status register (ADCSR) to 1. What happens if 1 is written in the ADST bit again while A/D conversion is in progress? What happens if A/D conversion starts by detection of the falling edge of the external trigger signal (ADTRG), then ADTRG goes high while A/D conversion is in progress? (H8/510, H8/520, H8/534, H8/536)			On-chip RAM On-chip RAM Clock Timers Serial I/O O A/D PWM DTC I/O ports Power-down modes Elec. characteristics		
			Rel	Exception handling Bus interface External expansion Development tools Miscellaneous ated Manuals		
 If the ADST bit is set to 1 again during A/D conversion, it will be ignored and A/D conversion will continue. 		ion, it	Mai	nual Title:		
2.	2. Operation will be normal if the ADTRG signal is low for at least 1.5 cycles. After that, if the ADTRG signal goes high again during A/D conversion, it will be ignored and A/D conversion will continue.		w for at s high A/D	Oth Doo	ner Technical cumentation cument Name:	
				Rel Tec Titl	ated Microcomputer hnical Q&A e:	
Add	litional	Information				

Product	H8/500	Q&A No.	QA500	- 025B
Торіс	Non-use of A/D converter reference	nes (AV _C	_C , AV _{SS})	
Question 1. When the A/D converter is not used, what should be done with the AV _{CC} and AV _{SS} pins?				Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
Answer 1. Even conner (1) If AV (1) If AV (2) AV _{SS} differ drain. Additiona	when the A/D converter is not used ected to V_{CC} and AV_{SS} to V_{SS} . ference) 10 bit D/A AV_{CC} AV_{SS} V_{SS} V_{SS} V_{SS} CC is left open, voltage potentials in gital circuits in the A/D converter w and V_{SS} are shorted inside the chip ence between them will cause excess I Information	, AV _{CC} sho <u>Comparator</u> AV _{SS} the interfaction will be unstant Any poter ssive curren	uld be -	Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:

Product	H8/500	Q&A No.	QA500	- 027B	
Торіс	Changing A/D conversion mode or channels during conversion				
Question During A/ 1. Chang 2. Chang	D conversion, what happens if you: ge the A/D conversion mode? ge the channel selection?	r channels during		Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous	
Answer 1. Avoid changing the A/D conversion mode during A/D conversion. Conversion accuracy will be degraded. 2. Avoid changing the channel selection during A/D conversion. The same problem will occur as in 1.		D -	Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:		
Additional Information Note: Check the A/D end flag (ADF) in the A/D control/status register (ADCSR), then: 1. Change the A/D conversion mode. 2. Select the channel(s).					

Product	H8/500	Q&A No.	QA500 -	028B
Торіс	Resistor ladder in A/D converter			
Question 1. Are th conne	ne analog power supplies of the A/D converter exted only to the resistor ladder?			Classification—H8/500SoftwareOn-chip ROMOn-chip RAMClockTimersSerial I/OA/DPWMDTCI/O portsPower-down modesElec. characteristicsException handlingBus interfaceExternal expansionDevelopment toolsMiscellaneous
Answer 1. The a resiste etc. T A/D c	nalog power supplies are connected or ladder but also to analog circuits hey also power the interface to digit converter.	not only to in the comp tal circuits i	e the marator in the C D D C D C D C D C D C C D C C C C C	Related Manuals Ianual Title: Other Technical Documentation Document Name: Related Microcomputer Sechnical Q&A Title:
Additional	mormation			

Product H8/500	Q&A No.	QA500 - 02	29B
Topic Rise time of power supplies (AV _{CC} ,	V _{CC})		
Question 1. Will any problems occur if there is a difference in rise times between the analog power supply (AV _{CC}) and digital power supply (V _{CC})?			Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
Answer 1. There is no restriction on the order in white V _{CC} are powered up. During the interval marked A in the diagravely voltage potentials in the interface to digita A/D converter are unstable, which may call in current drain. V _{CC} AV _{CC} AV _{CC} Additional Information	nd Re nd Oth ations Do Re Tex Tit	lated Manuals inual Title: her Technical cumentation cument Name: lated Microcomputer chnical Q&A le:	

Product	H8/500	Q&A No.	QA500) - 05	6A
Торіс	Allowable impedance of A/D signal sources				
Question 1. Does the allowable signal source impedance remain 10 kΩ even if the A/D conversion time is changed?			10 kΩ		Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools
Answer 1. The lo 20 kG	ow-speed conversion mode should o 2, but this is not guaranteed.	operate eve	n at	Rela Mar Oth Doc Doc Rela Tec Title	er Technical cumentation cument Name:
Additional Information					

Product	H8/532, H8/534, H8/536	Q&A No.	QA500	0 - 031B
Торіс	DTR of PWM timer	I		
Question 1. The d for pu	uty register (DTR) of the PWM timer is set to H'00 Ilses with 0% duty cycle, H'7D for pulses with 50%			Classification—H8/532 Software On-chip ROM On-chip RAM
duty cycle, and H'FA for pulses with 100% duty cycle, but what if a value from H'FB to H'FF is written in DTR?			Clock Timers Serial I/O A/D DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools	
Answer 1. If a vaoutpu	alue from H'FB to H'FF is written ir t with a 100% duty cycle.	ı DTR, puls	es are	Miscellaneous Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:
Additiona	I Information			1

Product	H8/534, H8/536	Q&A No.	QA500) - 057A	
Торіс	PWM pin assignments				
Product Topic Question 1. The P to P6 ₁ P9 ₄ (r pins b Answer 1. Yes, t	H8/534, H8/536 PWM pin assignments WM timer outputs (PW ₁ to PW ₃) and to P6 ₃ (multiplexed with IRQ ₃ to I multiplexed with SCK ₂ , RxD ₂ , and i be used for PWM output? hey can.	Q&A No. re can be as $\overline{RQ_5}$) or P9 TxD_2). Car	QA500	Classification—H8/534 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D O PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous Related Manuals Manual Title:	
				Related Microcomputer Technical Q&A	
Additions	Information				
Additiona					
$P6_1$ to $P6_3$ can be used for both PWM output and IRQ input. $P9_2$ to $P9_4$ can be used for either PWM output or SCI functions, but not both.					

Proc	duct	H8/500	Q&A No.	QA50	0 - 032B	
Торі	ic	Interrupts during DTC operation				
Question 1. Durin what I higher		Interrupts during DTC operation ing operation of the data transfer controller (DTC), happens if an interrupt is requested with a priority er than the interrupt the DTC is serving?		C), rity	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM O DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous	
Answer 1. While the DTC is operating the CPU halts, so no other interrupts can be accepted. The DTC therefore completes its interrupt service, after which one instruction is executed; then the pending interrupt-handling sequence begins.		ler fter	Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:			
Add If th	itional e instr	I Information	n of DTC o	peratior	ns is LDC or another instruction	
that	that inhibits interrupts, the interrupt-handling sequence will not start until the next instruction					

after that has been executed (and if that next instruction also inhibits interrupts, another instruction will be executed).

Product		H8/500	Q&A No.	QA500	33B		
Тор	ic	DTC usage					
Question					Classification—H8/500		
 Can DTC register information be located on ROM? After a DTC data transfer, the data transfer count register (DTCR) is decremented by 1, and if the result is 0, the DTC will no longer be activated. If DTC register information is stored on ROM with the DTCR value set to 1, will an interrupt occur after the DTC data transfer? 			gister he set to ?		Soliware On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling External expansion Development tools		
Δns	wer					Miscellaneous	
 DTC register information can be located on ROM. An interrupt will be generated. The decision as to whether DTCR = 0 is made when the DTCR value is decremented. 		nether ented.	Mar Oth Doo Rel Teo	nual Title: ner Technical cumentation cument Name: ated Microcomputer			
Add	Additional Information				Titl	<u>e:</u>	

Proc	duct	H8/500	Q&A No.	o. QA500 - 035B				
Торіс		Analog input port data register during A/D conversion						
Question 1. Durin data r analog		g A/D conversion, what happens to egister (DR) of the input port that is g input?	the values	in the for	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC			
					 I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous 			
Ans 1.	wer Pins u A/D c	sed for analog input return the valu onversion, regardless of the actual i	e 1 if read o input voltag	during ge.	Related Manuals Manual Title:			
					Other Technical Documentation Document Name:			
					Related Microcomputer Technical Q&A Title:			
Additional Information								

Product	H8/500	Q&A No.	QA500	- 037B		
Торіс	Port output after reset					
Question 1. To us whic data	Port output after reset	data after a ægister (DF	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC J I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous			
Answer				Related Manuals		
1. Set th	bese registers in the following order.		-	Manual Title:		
(1)	Set the output data in the output por	t's data reg	ister.			
(2) Set the DDR bit of the output line to 1.				Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:		
Additiona	Additional Information					
Note: A reset initializes the port data registers to 0.						

Product	H8/500	Q&A No.	QA500) - 039B	
Торіс	$\overline{\text{AS}}$ and $\overline{\text{RD}}$ signal timing				
Question				Classification—H8/500	
1 Are th	\overline{AS} and \overline{RD} signals synchronized	with the fa	lling	Software	
1. Alcu	f the system clock (σ) or with out	ddmaaa	On-chip ROM		
euge	of the system clock (Ø), of with outp	but on the a	uaress	On-chip RAM	
lines?		Clock			
		Timers			
		Serial I/O			
		A/D			
-				PWM	
-			DTC		
				O I/O ports	
				Power-down modes	
				Elec. characteristics	
				Exception handling	
				Bus interface	
			_	External expansion	
				Development tools	
				Miscellaneous	
Answer				Related Manuals	
1 The A	S and DD signals are supervised	with the fe	11:00	Manual Title:	
	IS and RD signals are synchronized	with the ra	ining		
edge o	of the system clock in the T_1 state.				
The A	AS and RD signals never go low bef	ore the fall	ng	Other Technical	
edge i	In the T_1 state. Case A in the diagram	m below ca	nnot	Documentation	
occur.	⊸ T ₁ →	-T ₃		Document Name:	
			-	Document Name.	
a		~ /—	\neg		
2		\/I			
			Related Microcomputer		
A ₀ to A	15		-	Technical Q&A	
0				Title:	
AS, RD Case A					
Additional Information					

Product	H8/500	Q&A No.	QA500 - 040B			
Торіс	Unused I/O lines					
Question 1. What Answer 1. 1. (1) 1. (2)	should be done with unused I/O por should be done with unused I/O por Pull unused input/output port lines u through an approximately 10-kΩ res Do the same for input-only port line	rt lines? Ip or down sistor.		Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC O I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous Related Manuals Manual Title:		
(2)	Unformation	·s.		Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:		
Connect a separate pull-up or pull-down resistor to each line.						

Product		H8/520, 532,	534, 536	Q&A No.	QA500 - 041B		
Тор	ic	Power dissipa	ation in hardware and	tandby r	modes		
Question 1. Is there any difference in current dissipation between hardware standby and software standby?		1	Classification—H8/532 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports O Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools				
Answer 1. Current dissipation satisfies the relationship: hardware standby ≤ software standby. In hardware standby mode, all lines are placed in the high-impedance state, which reduces current dissipation. In software standby mode I/O ports hold their previous states, so current dissipation varies depending on the state of the port.			high- In states, of the	Related M Manual Ti Other Tec Documen Documen Related M Technical Title:	lanuals tle: hnical tation t Name: licrocomputer Q&A		
Additiona		Information					

Product	H8/510	Q&A No.	QA500 - 058A		
Торіс	State of D ₀ to D ₇ with 8-bit data bu				
Question 1. In 16 area unus	State of D_0 to D_7 with 8-bit data bus bit data bus mode (mode 2 or 4), during access to the ccessed via an eight-bit bus, what are the states of the d data bus lines (D_0 to D_7) and control signals?			Classification—H8/510 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface Development tools O Bus controller	
Answer 1. D ₀ to alwa	D ₇ are in the high-impedance state, ys 1.	and LWR	O Bus controller Miscellaneous Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer Technical Q&A Title:		
Addition	al Information			·	

Pro	duct	H8/510	Q&A No.	QA500) - 059A
Тор	ic	State of D ₀ to D ₇ during byte a	data bu	s mode	
Question 1. What data b		are the pin states during access to byte data in 16-bit bus mode (mode 2 or 4)?		Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling O Bus interface External expansion Development tools Miscellaneous	
Answer				Related Manuals	
1.	(1)	In write access, the upper data b lower data bus $(D_7 \text{ to } D_0)$ both of Control signal states are as follow	us (D ₁₅ to D ₈) output the same	and e data.	
		Access to even address Acc $\overline{LWR} = 1$ \overline{LW}	cess to odd add $\overline{\mathbf{R}} = 0$	lress	Other Technical Documentation Document Name:
	(2)	$\overline{HWR} = 0$ \overline{HW} In read access, the states differ d	$\overline{\mathbf{R}} = 1$ epending on the time of the second s	ne	
external circuit configuration.			Related Microcomputer Technical Q&A		
		$\overline{\text{RD}} = 0$	ΥΥ 5 .		Title:
Add	litiona	I Information			1
1.	 The minimum RAM standby voltage (VRAM) is specified a supplied to AV_{CC}? 				at 2.0 V. What voltage should be

Product	H8/520, 532, 534, 536	Q&A No.	QA500 -	060A
Торіс	RAM standby voltage			
Question				Classification—H8/532 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools O Miscellaneous
Answer 1. AV _{CC} 2 V. S curren	should be the same as the RAM setting AV _{CC} to 5 V or VSS will c nt drain.	standby volta ause excessiv	ge: [Related Manuals Manual Title: Other Technical Documentation Document Name: Related Microcomputer
Additiona	Information		-	Technical Q&A Title: