



Fast CMOS 3.3V 20-Bit Transparent Latch

Product Features:

- Supports Mixed Signal Mode Operation
 - 5 Volt Input.
 - 5 Volt Output (when connected to a 5 Volt Bus).
 - Can serve as a 5 volt to 3 volt translator.
- Advanced Low Power CMOS process.
- Low Standby Current (Low power CMOS, not Bi-CMOS, so output drive transistors do not require bipolar standby current levels). Typical standby power 1 mW.
- Excellent output drive capability: Balanced drives (24 mA sink and source). Compatible with LVC™ class of products.
- Pin and functional compatible: Industry standard double-density pinouts.
- Low ground bounce outputs, hysteresis on all inputs.
- ESD Protection exceeds 2000 volts.
- Packaged in 56-pin plastic TSSOP and SSOP


Product Description:


Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.8 micron CMOS technology, achieving industry leading speed grades.

The PI74FCT163841T is a 20-bit wide transparent latch designed to provide temporary storage of data and can be used as I/O port, memory address latch, and bus driver. The Output Enable and Latch Enable controls allows the device to be operated as two 10-bit latches or one 20-bit latch. Signal pins are arranged in a flow-through organization for ease of layout and hysteresis is designed into all inputs to improve noise margin.

The PI74FCT163841 can be driven from either 3.3 V or 5.0 V devices allowing this device to be used as a translator in a mixed 3.3/5.0 V system.

All products are available in 56-pin 240 mil wide plastic TSSOP and 300 mil wide plastic SSOP packages.

Logic Block Diagram

Product Configuration

Product Pin Description

Pin Name	Description
xDx	Data Inputs
xLE	Latch Enable Input (Active LOW)
xOE	Output Enable Input (Active LOW)
xQx	3-State Outputs

Truth Table⁽¹⁾

Inputs			Outputs
xDx	xLE	xOE	xQx
H	H	L	H
L	H	L	L
X	L	L	Q ⁽²⁾
X	X	H	Z

- H = High Voltage Level
L = Low Voltage Level
X = Don't Care
Z = High Impedance
- Output level before xLE HIGH-to-LOW Transition.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-55°C to +125°C
Ambient Temperature with Power Applied	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to Vcc
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120 mA
Power Dissipation	1.0W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 3.3V ± 0.3V)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ ⁽²⁾	Max.	Units
VIH	Input HIGH Voltage (Input pins)	Guaranteed Logic HIGH Level	2.2		5.5	V
	Input HIGH Voltage (I/O pins)		2.0		5.5	V
VIL	Input LOW Voltage (Input and I/O pins)	Guaranteed Logic LOW Level	-0.5		0.8	V
IIH	Input HIGH Current (Input pins)	VCC = Max., VIN = 5.5V			±5	µA
	Input HIGH Current (I/O pins)	VCC = Max., VIN = VCC			15	µA
IIL	Input LOW Current (Input pins)	VCC = Max., VIN = GND			±5	µA
	Input LOW Current (I/O pins)	VCC = Max., VIN = GND			15	µA
IOZH	High Impedance Output Current	VCC = Max., VOUT = VCC			10	µA
IOZL	(3-State Output pins)	VCC = Max., VOUT = GND			10	µA
VIK	Clamp Diode Voltage	VCC = Min., IIN = -18 mA			-1.2	V
IODH	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾	-36		-110	mA
IODL	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V ⁽³⁾	50		200	mA
VOH	Output HIGH Voltage	VCC = Min., IOH = -0.1mA	VCC-0.2			V
		VIN = VIH or VIL, IOH = -8mA	2.4			V
		IOH = -24mA	2.0			V
VOL	Output LOW Voltage	VCC = Min., IOL = 0.1mA			0.2	V
		VIN = VIH or VIL, IOL = 16mA			0.4	V
		IOL = 24mA			0.5	V
Ios	Short Circuit Current ⁽⁴⁾	VCC = Max. ⁽³⁾ , VOUT = GND	-60	-135	-240	mA
IOFF		VCC = 0V, VIN or VOUT = 4.5V			100	µA
VH	Input Hysteresis			150		mV
ICCL	Quiescent Power Supply Current	VCC = Max., VIN = GND or VCC			1.5	mA
ICCH						
ICCZ						

Notes:

1. For conditions show as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 3.3, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$	$V_{IN} = V_{CC} - 0.6^{(3)}$		2.0	30	μA
			$V_{IN} = 2.4 \text{ V}^{(3)}$		70	500	μA
I_{CCD}	Dynamic Power Supply ⁽⁴⁾	$V_{CC} = \text{Max.},$ Outputs Open $xOE = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$		50	75	$\mu A/\text{MHz}$
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.},$ Outputs Open $f_i = 10 \text{ MHz}$ 50% Duty Cycle $xOE = \text{GND}$ One Bit Toggling	$V_{IN} = V_{CC} - 0.6 \text{ V}$ $V_{IN} = \text{GND}$		0.6	2.3	mA
			$V_{IN} = 2.4 \text{ V}$ $V_{IN} = \text{GND}$		0.6	2.5	
		$V_{CC} = \text{Max.},$ Outputs Open $f_i = 2.5 \text{ MHz}$ 50% Duty Cycle $xOE = \text{GND}$ 16 Bits Toggling	$V_{IN} = V_{CC} - 0.6 \text{ V}$ $V_{IN} = \text{GND}$		2.1	4.7 ⁽⁵⁾	
			$V_{IN} = 2.4 \text{ V}$ $V_{IN} = \text{GND}$		2.6	8.5 ⁽⁵⁾	

Notes:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at $V_{CC} = 3.3 \text{ V}$, $+25^\circ\text{C}$ ambient.
- Per TTL driven input ($V_{IN} = 3.4 \text{ V}$); all other inputs at V_{CC} or GND .
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$
 $I_{CC} = \text{Quiescent Current (} I_{CCL}, I_{CCH} \text{ and } I_{CCZ} \text{)}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $N_{CP} = \text{Number of Clock Inputs at } f_{CP}$
 $f_i = \text{Input Frequency}$
 $N_i = \text{Number of Inputs at } f_i$
All currents are in milliamperes and all frequencies are in megahertz.

Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	FCT163841AT		Unit
			Com.		
tPLH tPHL	Propagation Delay DN to YN (LE = HIGH)	CL = 50 pF RL = 500Ω	1.5	9.0	ns
		CL = 300 pF ⁽³⁾ RL = 500Ω	1.5	8.0	ns
tSU	Set-up Time Data to LE	CL = 50 pF RL = 500Ω	2.5	—	ns
tH	Hold Time Data to LE		2.5	—	ns
tPLH tPHL	Propagation Delay LE to YN	CL = 50 pF RL = 500Ω	1.5	12.0	ns
		CL = 300 pF ⁽³⁾ RL = 500Ω	—	16.0	ns
tW	LE Pulse Width (HIGH)	CL = 50 pF RL = 500Ω	4.0	—	ns
tPZH tPZL	Output Enable Time OE to YN	CL = 50 pF RL = 500Ω	1.5	10.0	ns
		CL = 300 pF ⁽³⁾ RL = 500Ω	1.5	23.0	ns
tPHZ tPLZ	Output Disable Time OE to YN	CL = 50 pF RL = 500Ω	1.5	7.0	ns
		CL = 5 pF ⁽³⁾ RL = 500Ω	1.5	8.0	ns

Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.

Capacitance (T_A = 25°C, f = 1 MHz)

Parameters ⁽¹⁾	Description	Test Conditions	Typ	Max.	Units
C _{IN}	Input Capacitance	V _{IN} = 0 V	4.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	5.5	8	pF

Note:

1. This parameter is determined by device characterization but is not production tested.