


Product Features

- PI74 SSTV16857 is designed for low-voltage operation, $V_{DD} = V_{DDQ} = 2.3V$ to $2.7V$
- Supports SSTL_2 Class I and II specifications
- SSTL_2 Input and Output Levels
- Designed for DDR Memory
- Flow-Through Architecture
- Package available:
 - 48-pin 240 mil wide plastic TSSOP (A)
 - 48-pin 173 mil wide plastic TVSOP (K)

Logic Block Diagram



Product Pin Description

Pin Name	Description
RESET	Reset (Active Low)
CLK	Clock Input
CLK	Clock Input
D	Data Input
Q	Data Output
GND	Ground
VDD	Core Supply Voltage
VDDQ	Output Supply Voltage
VREF	Input Reference Voltage

Truth Table⁽¹⁾

Inputs				Outputs
RESET	CLK	CLK	D	Q
L	X	X	X	L
H	↑	↓	H	H
H	↑	↓	L	L
H	L or H	L or H	X	Qo ⁽²⁾

Notes:

- H = High Signal Level
L = Low Signal Level
↑ = Transition LOW-to-HIGH
↓ = Transition HIGH-to-LOW
X = Irrelevant
- Output level before the indicated steady state input conditions were established.

Product Description

Pericom Semiconductor's PI74SSTV16857 series of logic circuits are produced using the Company's advanced 0.35 micron CMOS technology, achieving industry leading speed.


The 14-bit PI74SSTV16857 universal bus driver is designed for 2.3V to 2.7V V_{DD} operation and SSTL_2 I/O Levels except for the RESET input which is LVCMOS.

Data flow from D to Q is controlled by the differential clock, CLK, CLK and RESET. Data is triggered on the positive edge of CLK. CLK must be used to maintain noise margins.

RESET must be supported with LVCMOS levels as V_{REF} may not be stable during power-up. RESET is asynchronous and is intended for power-up only and when low assures that all of the registers reset to the Low State, Q outputs are low, and all input receivers, data and clock, are switched off.

Pericom's PI74SSTV16857 is characterized for operation from 0° to 70°C.

Product Pin Configuration



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Item	Symbol/Conditions	Ratings	Units
Storage temperature	T_{stg}	-65 to 150	°C
Supply voltage	V_{DD} or V_{DDQ}	-0.5 to 3.6	V
Input voltage ⁽¹⁾	V_I	-0.5 to $V_{DD} + 0.5$	
Output voltage ^(1,2)	V_O	-0.5 to $V_{DDQ} + 0.5$	
Input clamp current	$I_{IK}, V_I < 0$	-50	mA
Output clamp current	$I_{OK}, V_O < 0$	±50	
Continuous output current	$I_O, V_O = 0$ to V_{DDQ}	±50	
V_{DD}, V_{DDQ} or GND current/pin	I_{DD}, I_{DDQ} or I_{GND}	±100	
Package Thermal Impedance ⁽³⁾	θ_{JA}	70	°C/W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Notes:

1. The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed.
2. This current will flow only when the output is in the high state level $V_O > V_{DDQ}$.
3. The package thermal impedance is calculated in accordance with JESD 51.

Recommended Operating Conditions

Parameters	Description		Min.	Nom.	Max.	Units
V _{DD}	Supply Voltage		2.3	2.5	2.7	V
V _{DDQ}	I/O Supply Voltage		2.3	2.5	2.7	
V _{REF}	Reference Voltage V _{REF} = 0.5X V _{DDQ}		1.15	1.25	1.35	
V _{TT}	Termination Voltage		V _{REF} −0.04	V _{REF}	V _{REF} +0.04	
V _{IH}	DC Input High Voltage	Data Inputs	V _{REF} +0.15		V _{DDQ} +0.3	
V _{IL}	DC Input Low Voltage		−0.3		V _{REF} −0.15	
V _{IH}	Input High Voltage	$\overline{\text{RESET}}$	1.7		V _{DDQ} +0.3	
V _{IL}	Input Low Voltage		−0.3		0.8	
V _{IN}	Input Voltage Level	CLK, $\overline{\text{CLK}}$	−0.3			
V _{ID}	Input Differential Voltage		0.36		V _{DDQ} +0.6	
V _{IX}	Cross Point Voltage of Differential Clock Pair		(V _{DDQ} /2) −0.2		(V _{DDQ} /2) +0.2	
I _{OH}	High-Level Output Current		−20			mA
I _{OL}	Low-Level Output Current		20			
T _A	Operating Free-Air Temperature		0		70	°C

DC Electrical Characteristics

(Over the Operating Range, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = 2.5\text{V} \pm 200\text{mV}$, $V_{DDQ} = 2.5\text{V} \pm 200\text{mV}$)

Parameters		Test Conditions	V_{CC}	Min.	Typ. ⁽¹⁾	Max.	Units
V_{IK}		$I_I = -18\text{mA}$	2.3V			-1.2	V
V_{OH}		$I_{OH} = -100\mu\text{A}$	2.3V-2.7V	$V_{DD} - 0.2\text{V}$			
		$I_{OH} = -16\text{mA}$	2.3V	1.95			
V_{OL}		$I_{OL} = 100\mu\text{A}$	2.3V-2.7V			0.2	
		$I_{OH} = 16\text{mA}$	2.3V			0.35	
I_I	All Inputs,	$V_I = V_{DD}$ or GND	2.7V			5	μA
I_{DD}	Standby (Static)	$\overline{\text{RESET}} = \text{GND}$	2.7V			10	
	Operating Static	$V_I = V_{IH}(\overline{\text{AC}})$ or $V_I(\text{AC})$, $\overline{\text{RESET}} = V_{DD}$				56	mA
I_{DDD}	Dynamic Operating - Clock only	$\overline{\text{RESET}} = V_{DD}$ $V_I = V_{IH}(\overline{\text{AC}})$ or $V_{IL}(\text{AC})$, CK and $\overline{\text{CK}}$ switching 50% duty cycle			52		$\mu\text{A}/\text{clock MHz}$
	Dynamic Operating - per each data input	$\overline{\text{RESET}} = V_{DD}$ $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$, CK and $\overline{\text{CK}}$ switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle			9		$\mu\text{A}/\text{clock MHz Data}$
r_{OH}	Output High	$I_{OH} = -20\text{mA}$	2.3V-2.7V	7		20	ohm
r_{OL}	Output Low	$I_{OL} = 20\text{mA}$	2.3V-2.7V	7		20	
$r_o(\Delta)$	$r_{OH} - r_{OL}$	$I_O = 20\text{mA}$, $T_A = 25^\circ\text{C}$	2.5V			6	
C_I	Data inputs	$V_I = V_{REF} \pm 350\text{mV}$		2.0		3.5	pF
	CK and $\overline{\text{CK}}$	$V_{ICR} = 1.25\text{V}$, $V_{I(PP)} = 360\text{mV}$	2.5V	2.0		3.5	

Notes:

4. Typical values are at $V_{DD} = \text{Nominal } V_{DD}$, $T_A = +25^\circ\text{C}$.

Timing Requirements (over recommended operating free-air temperature range, unless otherwise noted)

		V_{DD}=2.5V ±0.2V		Unit
		Min.	Max.	
f _{clock}	Clock Frequency		200	MHz
t _W	Pulse Duration	2.5		ns
t _{act}	Differential inputs active time ⁽⁵⁾	22		
t _{inact}	Output slew rate differential inputs inactive time ⁽⁶⁾	22		
t _{SU}	Setup time, fast slew rate ^(7,9)	Data before CK↑ , CK↓	0.75	
	Setup time, slow slew rate ^(8,9)		0.9	
t _h	Hold time , fast slew rate ^(7,9)	Data before CK↑ , CK↓	0.75	
	Hold time, slow slew rate ^(8,9)		0.9	

Notes:


5. Data inputs must be held low for a minimum time of t_{act} min , after $\overline{\text{RESET}}$ is taken high
6. Data and clock inputs must be held at valid levels (not floating) for a minimum time of t_{inact} min, after $\overline{\text{RESET}}$ is taken low.
7. Data signal input slew rate ≥ 1 V/ns
8. Data signal input slew rate ≥ 0.5V/ns and <1V/ns
9. CLK, $\overline{\text{CLK}}$ input slew rates are ≥ 1 V/ns.

Switching characteristics (over recommended operating free-air temperature range, unless otherwise noted.)

(See test circuits and switching waveforms).

Parameter	From (Input)	To (Output)	V_{DD}= 2.5V ±0.2V			Units
			Min.	Typ.	Max.	
f _{max}			200			MHz
t _{pl}	CLK, CLK	Q	1.1		2.8	ns
t _{ph}	$\overline{\text{RESET}}$	Q			5.0	



Test Circuit and Switching Waveforms



Parameter Measurement Information ($V_{DD} = 2.5V \pm 0.2V$)

Notes:

8. C_L includes probe and jig capacitance.
9. I_{DD} tested with clock and data inputs held at V_{DD} or GND, and $I_O = 0mA$.
10. All input pulses are supplied by generators having the following characteristics:
 $PRR \leq 10 MHz$, $Z_O = 50\Omega$. Input slew rate = $1V/ns \pm 20\%$ (unless otherwise specified).
11. The outputs are measured one at a time with one transition per measurement.
12. $V_{TT} = V_{REF} = V_{DDQ}/2$
13. $V_{IH} = V_{REF} + 350mV$ (ac voltage levels) for SSTL inputs. $V_{IH} = V_{DD}$ for LVC MOS input.
14. $V_{IL} = V_{REF} + 350mV$ (ac voltage levels) for SSTL inputs. $V_{IL} = GND$ for LVC MOS input.
15. t_{PLH} and t_{PHL} are the same as t_{pd} .

48-Pin TSSOP Package (A)

48-Pin TSSOP Package (K)

Ordering Information

Ordering Code	Package Type	Ordering Range
PI74SSTV16857A	48-Pin 240-mil TSSOP	-40°C to 85°C
PI74SSTV16857K	48-Pin 173-mil TVSOP	