


PI74ALVCHR16269

12-Bit to 24-Bit Registered Bus Exchanger With 3-STATE Outputs

Product Features

- PI74ALVCHR16269 is designed for low voltage operation
- $V_{CC} = 2.3 \text{V to } 3.6 \text{V}$
- Hysteresis on all inputs
- Typical V_{OLP} (Output Ground Bounce) < 0.8V at $V_{CC} = 3.3V$, $T_A = 25$ °C
- Typical V_{OHV} (Output V_{OH} Undershoot) < 2.0 V at $V_{CC} = 3.3 \text{V}$, $T_A = 25 ^{\circ}\text{C}$
- All output ports have equivalent 26Ω series resistors, no external resistors are required
- Bus Hold retains last active bus state during 3-STATE, eliminating the need for external pullup resistors
- Industrial operation at -40°C to +85°C
- Packages available:
 - -56-pin 240 mil wide plastic TSSOP (A)
 - -56-pin 300 mil wide plastic SSOP (V)

Logic Block Diagram



Product Description

Pericom Semiconductor's PI74ALVCH series of logic circuits are produced in the Company's advanced 0.5 micron CMOS technology, achieving industry leading speed.

The PI7ALVCHR16269 is used in applications in which two separate ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAM's and high-speed microprocessors.

Data is stored on the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B-port. For data transfer in the B-to-A direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables $(\overline{OEA}, \overline{OEB1}, \text{ and } \overline{OEB2}).$

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to OE being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

All outputs are designed to sink up to 12mA and include 26Ω resistors to reduce overshoot and undershoot.

PS8372 01/28/99


1



Product Pin Description

Pin Name	Description
ŌĒ	Output Enable Input (Active LOW)
CLK	Clock
SEL	Select (Active Low)
CLKEN	Clock Enable (Active Low)
A,1B,2B	3-State Outputs
GND	Ground
VCC	Power

Product Pin Configuration



Truth Tables⁽¹⁾

	Inputs	Out	puts	
CLK	ŌĒĀ	ŌĒB	A	1B,2B
1	Н	Н	Z	Z
1	Н	L	Z	Active
1	L	Н	Active	Z
1	L	L	Active	Active

A to B STORAGE $(\overline{OEB} = L)$

	INPUTS						
CLKENA1	CLKENA2	CLK	A	1B	2B		
L	Н	1	L	L	$2B_0^{(2)}$		
L	Н	1	Н	Н	$2B_0^{(2)}$		
L	L	1	L	L	L		
L	L	1	Н	Н	Н		
Н	L	1	L	$1B_0^{(2)}$	L		
Н	L	1	Н	$1B_0^{(2)}$	Н		
Н	Н	X	X	$1B_0^{(2)}$	$2B_0^{(2)}$		

B to A STORAGE $(\overline{OEA} = L)$

	Inputs							
CLK	SEL	1B 2B		A				
X	Н	X	X	A0 ⁽²⁾				
X	L	X	X	A0 ⁽²⁾				
1	Н	L	X	L				
1	Н	Н	X	Н				
1	L	X	L	L				
\uparrow	L	X	Н	Н				

Notes:

2

- 1. H = High Signal Level
 - L = Low Signal Level
 - X = Irrelevant
 - Z = High Impedance
 - \uparrow = Transition, Low to High
- 2. Output level before indicated steady state input conditions established

PS8372 01/28/99



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Supply Voltage Range, V _{CC} 0.5V to 4.6V
Input Voltage Range, V _I : Except
I/O ports ⁽¹⁾ 0.5V to 4.6V
I/O ports ^(1,2)
Output Voltage Range, $V_0^{(1,2)}$ 0.5V to $V_{CC} + 0.5V$
Input Clamp current, I_{IK} ($V_I < 0$)
Output Clamp current, $I_{OK}(V_O < 0)$
Continous Output Current, I _O ±50mA
Continous Current through each V _{CC} or GND ±100mA
Maximum Power Dissipation:
A package
V package

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Notes:

- 1. The input and output negative-voltage ratings maybe exceeded if the input and outputclamp-current ratings are observed.
- 2. This value is limited to 4.6V maximum.

DC Electrical Characteristics (Over the Operating Range, $TA = -40^{\circ}C$ to $+85^{\circ}C$, $VCC = 3.3V \pm 10\%$)

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units	
V _{CC}	Supply Voltage		2.3		3.6		
$V_{\rm IH}^{(1)}$	Least HICH Vales	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$	1.7				
	Input HIGH Voltage	$V_{CC} = 2.7V \text{ to } 3.6V$	2.0				
V _{II} .(1)	Least LOW Valesce	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$			0.7	V	
VIII.	Input LOW Voltage	$V_{CC} = 2.7V \text{ to } 3.6V$			0.8		
V _{IN} ⁽¹⁾	Input Voltage		0		V _{CC}		
V _{OUT} ⁽¹⁾	Output Voltage		0		V _{CC}		
		$V_{CC} = 2.3V$			-6		
$I_{OH}^{(1)}$	HIGH-level Output Current	$V_{CC} = 2.7V$			8		
		$V_{CC} = 3.0V$			-12		
		$V_{CC} = 2.3V$			6	mA	
$I_{OL}^{(1)}$	LOW-level Output Current	$V_{\rm CC} = 2.7 \mathrm{V}$			8	i	
		$V_{CC} = 3.0V$			12		
TA	Operating Free-	-40		85	°C		
At/Δ _V	Input Transition	Rise or Fall Rate			10	ns/V	

3

Note:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.



DC Electrical Characteristics-Continued (Over the Operating Range, $T_A = -40$ °C to +85°C, $V_{CC} = 3.3$ V ± 10 %

Parameters	Test Conditions		$\mathbf{V}_{\mathbf{CC}}^{(1)}$	Min.	Typ. ⁽²⁾	Max.	Units
	$I_{OH} = -100 \mu A$		Min. to Max.	V _{CC} -0.2			
$ m V_{OH}$	$I_{OH} = -4 \text{mA}$	$V_{IH} = 1.7V$	2.3V	1.9			
	1 _{OH} — -4IIIA	$V_{IH} = 2.0V$	2.7V	2.2			
	I - 6mA	$V_{IH} = 1.7V$	2.3V	1.7			
	$I_{OH} = -6 \text{mA}$	$V_{IH} = 2.0V$	3.0V	2.4			
	$I_{OH} = -8 \text{mA}$	$V_{IH} = 2.0V$	2.7V	2.0			
	$I_{OH} = -12\text{mA}$	$V_{IH} = 2.0V$	3.0V	2.0			$\frac{1}{V}$
	$I_{OL} = 100 \mu A$		Min. to Max.			0.2] v
	I — 4A	$V_{\rm IL} = 0.7 V$	2.3V			0.4	
	$I_{OL} = 4mA$	$V_{\rm IL} = 0.8 V$	2.7V			0.4	
$V_{ m OL}$	I - C.	$V_{\rm IL} = 0.7 V$	2.3V			0.55	
	$I_{OL} = 6mA$	$V_{\rm IL} = 0.8 V$	3.0V			0.55	
	$I_{OL} = 8mA$	$V_{\rm IL} = 0.8 V$	2.7V			0.6	
	$I_{OL} = 12mA$	$V_{\rm IL} = 0.8 V$	3.0V			0.8	
$I_{\rm I}$	$V_I = V_{CC}$ or GND		3.6V			±5	
	$V_I = 0.7V$		2.27/	45			
	$V_I = 1.7V$		2.3V	-45			1
I _I (Hold) ⁽³⁾	$V_I = 0.8V$		2.017	75			
	$V_I = 2.0V$		3.0V	-75			Ī [
	$V_{\rm I} = 0 \text{ to } 3.6 \text{V}$		3.6V			±500	μΑ
$I_{OZ}^{(4)}$	$V_{\rm O} = V_{\rm CC}$ or GND		3.6V			±10	
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$		3.6V			40	
ΔI_{CC}	One input at $V_{\rm CC}$ - 0.6V, Other inputs at $V_{\rm CC}$ or GND		3V to 3.6V			750	
C _I Control Inputs	$V_I = V_{CC}$ or GND		3.3V		3.5		"E
C _{IO} A or B Ports	$V_{\rm O} = V_{\rm CC}$ or GND		3.3V		8.5		pF

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.

4

- 2. Typical values are at $V_{CC} = 3.3V$, $+25^{\circ}C$ ambient and maximum loading.
- 3. Bus hold maximum dynamic current required to switch the input from one state to another
- 4. For I/O ports, the I_{OZ} includes the input leakage current.

PS8372 01/28/99



Timing Requirements over Operating Range

			$V_{CC} = 2.5V \pm 0.2V$		$V_{\rm CC} = 2.7 V$		$V_{CC} = 3.3V \pm 0.3V$		
Parameters		Description		Max.	Min.	Max.	Min.	Max.	Units
fCLOCK	Clock frequency			95		115		135	MHz
tw	Pulse duration, CLK High or Low		5.2		4.3		3.3		
		A data before CLK↑	1.4		1.4		1		
		B data before CLK↑	1.6		1.5		1.1		
$t_{ m SU}$	Setup time	SEL before CLK↑	0.8		1.1		1.3		
•30	Setap time	CLKENA1 or CLKENA2 before CLK ↑	0.8		1		0.8		
		OE data before CLK ↑	1.7		1.6		1.2		ns
		A data after CLK↑	0.9		0.9		1.2		
		B data after CLK↑	0.8		0.6		1		
tH	Hold time	SEL after CLK↑	1.1		0.8		1.7		
ч	Trout time	CLKENA1 or CLKENA2 after CLK ↑	1.4		1		1.6		
		OE after CLK↑	0.9		0.8		1.2		

Switching Characteristics over Operating Range $^{(1)}$

Parameters	From To		$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Units
	(INPUT)	(OUTPUT)	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	C 11145
f _{MAX}			95		115		135		
too		В	2.3	7.7		6.9	2.2	5.8	
tpD		A	1.9	6.4		5.8	2	5.2	
t	CLIV	В	2.5	7.7		6.9	2.3	5.8	ns
t _{EN}	CLK	A	2.2	6.7		6	2.1	5.3	
4		В	3.3	8.1		6.7	2.4	6	
t _{DIS}		A	2.7	8		6.2	2.1	6	

Notes:

- 1. Unused control inputs must be held HIGH or LOW to prevent them from floating.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.

Operating Characteristics, $TA = 25^{\circ}C$

		Test	$V_{CC} = 2.5V \pm 0.2V$	$V_{CC} = 3.3V \pm 0.3V$	
Parameter		Conditions	Тур	oical	Units
C _{PD} Power Dissipation Capacitance per	Outputs Enabled	$C_L = 0pF$,	142	172	nΕ
Exchanger	Outputs Disabled	F = 10 MHz	115	129	pF

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com

PS8372 01/28/99