T-46-13-25



Am27X040

Advanced Micro Devices

4 Megabit (524,288 x 8-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
 - Lower cost
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Compatible with JEDEC-approved EPROM pinout

- High noise immunity
- **High performance CMOS technology**
 - Fast access time-120 ns
 - Low power dissipation 100 µA maximum standby current
- Available in plastic DIP and plastic leaded chip carrier (PLCC), and in DIE form
- Latch-up protected to 100 mA from -1 V to Vcc+1 V


GENERAL DESCRIPTION

The Am27X040 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 524,288 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM Devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 120 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X040 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 µW in standby mode.

BLOCK DIAGRAM



12081B-001

Publication # 15654 Amendment/0 issue Date: Merch 1991

PRODUCT SELECTOR GUIDE

T-46-1	3	-25
--------	---	-----

Family Part No.	?7X040			
Ordering part No: ±5% VCC Tolerance	-125	-155		
±10% VCC Tolerance		-150	-200	-250
Max Access Time (ns)	120	150	200	250
CE (E) Access (ns)	120	150	200	250
OE (G) Access (ns)	50	65	75	100

CONNECTION DIAGRAMS Top View

PLASTIC DIP VPP [32 ⊐ vcc A16 [31 ☐ A18 A15 🗔 30 ☐ A₁₇ A12 [29 □ A₁₄ A7 🗆 28 □ A₁₃ A₆ 6 27 ⊐ A9 26 A5 🗀 A4 🗀 25 ☐ A₁₁ JOE (G) A3 🗀 24 A2 🗀 10 23 □ A₁₀ $A_1 \square$ 22 口 (E) 11 Ao □ 12 □ DQ7 21

20

19


18

17

□DQ5

JDQ₃





12080-009A

Note: 1. JEDEC nomenclature is in parentheses.
2. The 32-Pin DIP to 32-Pin PLCC configuration varies from the JEDEC 28-Pin DIP to 32-Pin PLCC configuration.

12081-002A

LOGIC SYMBOL

DQ₀

DQ1

DQ₂

GND

13

14

15

Ao - A18 DQ₀ - DQ₇ CE (E) ŌĒ (G) 12081B-004

PIN DESCRIPTION


A0 - A18 = Address Inputs CE (E) = Chip Enable Input DQ₀ - DQ₇ = Data Outputs ŌE (G) = Output Enable Input **V**PP Vcc Supply Voltage Vcc = Vcc Supply Voltage **GND** = Ground NC = No Internal Connection No External Connection (Do Not Use) DU

ORDERING INFORMATION **Standard Products**

T-46-13-25

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type d. Temperature Range e. Code Designation



Valid Combinations					
AM27X040-125 AM27X040-150 AM27X040-155 AM27X040-200 AM27X040-250	PC, JC, XC, PI, JI				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

T-46-13-25

FUNCTIONAL DESCRIPTION Read Mode

The Am27X040 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (taco) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least taco – toe.

Standby Mode

The Am27X040 has a CMOS standby mode which reduces the maximum V_{CC} current to $100~\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{CC}\pm0.3~V.$ The Am27X040 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at $V_{IH}.$ When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM Device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

	Mode Select Table						
Pins Mode	CE	ŌĒ	Vpp	Outputs			
Read	VIL	VIL	х	Dout			
Output Disable	ViL	ViH	х	High Z			
Standby (TTL)	ViH	X	» X	High Z			
Standby (CMOS)	Vcc ± 0.3 V	х	· X	High Z			

Note: X can be either VIL or VIH

OPERATING RANGES ABSOLUTE MAXIMUM RATINGS

-65 to +125°C Storage Temperature

Ambient Temperature with Power Applied

-55 to +125°C

Voltage with Respect to Ground:

All pins except Vcc

-0.6 to Vcc + 0.6 V

Vcc

-0.6 to +7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output may overshoot to Vcc +2.0 V for periods of up to 20 ns.

T-46-13-25

Commercial (C) Devices

Case Temperature (Tc)

0 to +70°C

Industrial (I) Devices

Case Temperature (Tc)

-40 to +85°C

Supply Read Voltages:

Vcc for Am27X040-XX5

+4.75 to +5.25 V

Vcc for Am27X040-XX0

+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
TTL and N	MOS				
Vон	Output HIGH Voltage	Іон = − 400 μА	2.4		V
Vol	Output LOW Voltage	lo _L = 2.1 mA		0.45	V
Vн	Input HIGH Voltage		2.0	Vcc + 0.5	V
ViL	Input LOW Voltage		- 0.5	+0.8	V
lu	Input Load Current	VIN = 0 V to +Vcc		1.0	μА
Iro	Output Leakage Current	Vour = 0 V to +Vcc		5	μА
lcc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, lout = 0 mA (Open Outputs)		40	mA
lcc2	Vcc Standby Current	CE = VIH		1.0	mA
lpp	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = VCC		100	μА
CMOS		•			<u> </u>
Vон	Output HIGH Voltage	Іон = − 400 μА	Vcc - 0.8		V
Vol	Output LOW Voltage	loL = 2.1 mA		0.45	V
V⊭ı	Input HIGH Voltage		0.7 Vcc	Vcc+ 0.5	٧
VIL	Input LOW Voltage		- 0.5	+0.8	٧
lu lu	Input Load Current	VIN = 0 V to +Vcc		1.0	μА
lLo	Output Leakage Current	Vour = 0 V to +Vcc		5	μА
Icc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, lout = 0 mA (Open Outputs)		40	mA
lcc2	Vcc Standby Current	CE = Vcc ± 0.3 V		100	μА
Ірр	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = VCC		100	μА

■ AMD4

CAPACITANCE (Notes 2, 3 & 7)

T-46-13-25

Parameter	Parameter		PD	PD032		PL032	
Symbol	Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
Cin	Input Capacitance	V _{IN} = 0 V	10	12	8	10	pF
Солт	Output Capacitance	Vout = 0 V	12	15	9	12	рF

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27X040 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 5. kc1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7. $T_A = 25^{\circ}C$, f = 1 MHz.
- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns.
 Maximum DC voltage on input and output may overshoot to Vcc + 2.0 V for periods of up to 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 & 4)

	ter Symbol	Parameter	Test			-155			
JEDEC	Standard	Description	Conditions		-125	-150	-200	-250	Unit
tavqv	tacc	Address to	CE = OE = VIL	Min.					ns
	:	Output Delay		Max.	120	150	200	250	
telav	tce	Chip Enable to	ŌĒ = V _{IL}	Min.					ns
		Output Delay		Max.	120	150	200	250	
tglav	toe	Output Enable to	CE = VIL	Min.					ns
		Output Delay	-	Max.	50	65	75	100]
tehoz.	tor	Chip Enable HIGH		Min.					ns
tgноz	(Note 2)	or Output Enable HIGH, whichever comes first, to Out- put Float		Max.	40	50	60	60	110
taxox	tон	Output Hold		Min.	0	0	0	0	ns
		from Addresses, CE, or OE, whichever occurred first		Max.		•			


Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X040 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns

input Pulse Levels: 0.45 to 2.4 V


Timing Measurement Reference Level—Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V

T-46-13-25



C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM



10205-009A

10205-004A

AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20ns.


KEY TO SWITCHING WAVEFORMS

T-46-13-25

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010

SWITCHING WAVEFORMS



Note:

- 1. OE may be delayed up to tacc-toE after the falling edge of CE without impact on tacc.
- 2. $\ensuremath{\mathsf{tDF}}$ is specified from $\overline{\ensuremath{\mathsf{OE}}}$ or $\overline{\ensuremath{\mathsf{CE}}}$, whichever occurs first.