

## 16,384-word × 4-bit High Speed CMOS Static RAM

**Description**

CXK5464AP/AJ are 65,536 bits high speed CMOS static RAMs organized as 16,384 words by 4 bits and operate from a single 5V supply.

**Features**

- Fast access time :
 



CXK5464AP/AJ-25	25ns (Max.)
CXK5464AP/AJ-30	30ns (Max.)
CXK5464AP/AJ-35	35ns (Max.)
- Low power operation : 125mW (Typ.)
- Single +5V supply : +5V ± 10%
- Fully static memory...No clock or timing strobe required.
- Equal access and cycle time.
- Common data input and output : Three-state output
- Directly TTL compatible : All inputs and outputs.
- High density : 300mil 22 pin plastic DIP  
300mil 24 pin plastic SOJ

CXK5464AP  
22 pin DIP (Plastic)CXK5464AJ  
24 pin SOJ (Plastic)**Function**


16,384-word × 4-bit static RAM

**Structure**

Silicon gate CMOS IC

**Block Diagram****Pin Configuration (Top view)****Pin Description**

Symbol	Description
A0 to A13	Address input
I/O1 to I/O4	Data input output
CE	Chip enable input
WE	Write enable input
Vcc	+5V Power supply
GND	Ground
NC	Non connection



**Absolute Maximum Ratings**

(Ta = 25°C, GND = 0V)

Item	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	- 0.5* to + 7.0	V
Input voltage	V <sub>IN</sub>	- 0.5* to V <sub>CC</sub> + 0.5	V
Input and output voltage	V <sub>I/O</sub>	- 0.5* to V <sub>CC</sub> + 0.5	V
Operating temperature	T <sub>OPR</sub>	0 to + 70	°C
Storage temperature	T <sub>STG</sub>	- 55 to + 150	°C
Soldering temperature	T <sub>SOLDER</sub>	260 • 10	°C • sec
Allowable power dissipation	P <sub>D</sub>	1.0	W

\* V<sub>CC</sub>, V<sub>IN</sub>, V<sub>I/O</sub> = - 3.5V Min. for pulse width less than 20ns.**Truth Table**

CE	WE	Mode	I/O1 to I/O4	V <sub>CC</sub> Current
H	X	Not selected	High Z	I <sub>S81</sub> , I <sub>S82</sub>
L	H	Read	Data out	I <sub>C81</sub> , I <sub>C82</sub>
L	L	Write	Data in	I <sub>C81</sub> , I <sub>C82</sub>

X : "H" or "L"

**DC Recommended Operating Conditions**

(Ta = 0 to + 70°C, GND = 0V)

Item	Symbol	Min.	Typ.* <sup>1</sup>	Max.	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Input high voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	- 0.3 <sup>*2</sup>	—	0.8	V

\* 1. V<sub>CC</sub> = 5V, Ta = 25°C\* 2. V<sub>IL</sub> = - 3.0V Min. for pulse width less than 20ns.

**Electrical Characteristics**

● **DC and operating characteristics** (V<sub>CC</sub> = 5V ± 10 %, GND = 0V, T<sub>A</sub> = 0 to +70°C)

Item	Symbol	Test conditions	-25/-30/-35			Unit
			Min.	Typ.*	Max.	
Input leak current	I <sub>LI</sub>	V <sub>IN</sub> = GND to V <sub>CC</sub>	-1	—	1	μA
Output leak current	I <sub>LO</sub>	CĒ = V <sub>IH</sub> or WĒ = V <sub>IL</sub> V <sub>I/O</sub> = GND to V <sub>CC</sub>	-1	—	1	μA
Operating supply current	I <sub>CC1</sub>	CĒ = V <sub>IL</sub> , I <sub>OUT</sub> = 0mA V <sub>IN</sub> = V <sub>IH</sub> /V <sub>IL</sub>	—	25	45	mA
Average operating current	I <sub>CC2</sub>	Cycle = Min., Duty = 100% I <sub>OUT</sub> = 0mA	—	60	90	mA
Standby current	I <sub>S81</sub>	CĒ ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	—	—	1	mA
	I <sub>S82</sub>	CĒ = V <sub>IH</sub>	—	15	30	mA
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA	2.4	—	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0mA	—	—	0.4	V

\* V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C



**I/O capacitance**(T<sub>A</sub> = 25°C, f = 1MHz)

Item	Symbol	Test conditions	Min.	Max.	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V	—	7	pF
Input/Output capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0V	—	7	pF

Note) This parameter is sampled and is not 100% tested.

**AC characteristics**● **AC test conditions**(V<sub>CC</sub> = 5V ± 10 %, T<sub>A</sub> = 0 to +70°C)

Item	Conditions
Input pulse high level	V <sub>IH</sub> = 3.0V
Input pulse low level	V <sub>IL</sub> = 0V
Input rise time	t <sub>r</sub> = 5ns
Input fall time	t <sub>f</sub> = 5ns
Input and output reference level	1.5V
Output load conditions	Fig. 1

**Output Load (1)****Output Load (2)\*\***

\* including scope and jig

\*\* for t<sub>LZ</sub>, t<sub>HZ</sub>, t<sub>OW</sub>, t<sub>WHZ</sub>

Fig. 1

## ● Read cycle

Item	Symbol	- 25		- 30		- 35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle time	t <sub>RC</sub>	25	—	30	—	35	—	ns
Address access time	t <sub>AA</sub>	—	25	—	30	—	35	ns
Chip enable access time (CE)	t <sub>CO</sub>	—	25	—	30	—	35	ns
Output hold from address change	t <sub>OH</sub>	5	—	5	—	5	—	ns
Chip enable to output in low Z (CE)	t <sub>LZ</sub> *	5	—	5	—	5	—	ns
Chip disable to output in high Z	t <sub>HZ</sub> *	0	10	0	15	0	15	ns
Chip enable to power up time	t <sub>PU</sub>	0	—	0	—	0	—	ns
Chip enable to power down time	t <sub>PD</sub>	—	20	—	25	—	25	ns

\* Transition is measured  $\pm 200\text{mV}$  from steady voltage with specified loading in Fig. 1.  
This parameter is sampled and is not 100% tested.


## ● Write cycle

Item	Symbol	- 25		- 30		- 35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	t <sub>WC</sub>	25	—	30	—	35	—	ns
Address valid to end of write	t <sub>AW</sub>	20	—	25	—	30	—	ns
Chip enable to end of write	t <sub>CW</sub>	20	—	25	—	30	—	ns
Data to write time overlap	t <sub>DW</sub>	12	—	15	—	15	—	ns
Data hold from write time	t <sub>DH</sub>	0	—	0	—	0	—	ns
Write pulse width	t <sub>WP</sub>	20	—	25	—	30	—	ns
Address setup time	t <sub>AS</sub>	0	—	0	—	0	—	ns
Write recovery time	t <sub>WR</sub>	0	—	0	—	0	—	ns
Output active from end of write	t <sub>OW</sub> *	5	—	5	—	5	—	ns
Write to output in high Z	t <sub>WHz</sub> *	0	10	0	10	0	15	ns


\* Transition is measured  $\pm 200\text{mV}$  from steady voltage with specified loading in Fig. 1.  
This parameter is sampled and is not 100% tested.

**Timing Waveform**


- Read cycle :  $\overline{WE} = V_{IH}$



- Write cycle (1) :  $\overline{WE}$  control















- Write cycle (2) :  $\overline{CE}$  control

**\* Note)**

1. At any conditions,  $t_{HZ}$  is less than  $t_{LZ}$ .
2.  $t_{WR}$  is measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high to the end of write cycle.
3. A write occurs during the low overlap of  $\overline{CE}$  and  $\overline{WE}$ .
4. If  $\overline{CE}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, output remains in a high impedance state.
5. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.


### Example of Representative Characteristics



**Standby current vs. Supply voltage****Standby current vs. Ambient temperature****Input voltage level vs. Supply voltage****Standby current vs. Ambient temperature****Output high current vs. Output high voltage****Output low current vs. Output low voltage**


**Package Outline** Unit : mm

CXK5464AP 22 pin DIP (Plastic) 300mil 1.3g



D I P - 2 2 P - 0 2

CXK5464AJ 24 pin SOJ (Plastic) 300mil 0.7g



S O J - 2 4 P - 0 1