



HD74AC646/HD74ACT646

• Octal Transceiver/ Register
with 3-State Output


Description

The HD74AC646/HD74ACT646 consists of registered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the Low-to-High transition of the appropriate clock pin (CAB or CBA). The four fundamental data handling functions available are illustrated in the following figures.




- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data Transfers
- Choice of True and Inverting Data Paths
- 3-State Outputs
- 300 mil Slim Dual In-Line Package
- Outputs Source/Sink 24 mA
- HD74ACT646 have TTL-Compatible Inputs

Pin Assignment



Logic Symbol



Pin Names

- A₀-A₇ Data Register A Inputs
Data Register A Outputs
- B₀-B₇ Data Register B Inputs
Data Register B Outputs
- CAB, CBA Clock Pulse Inputs
- SAB, SBA Transmit/Receive Inputs
- DIR, $\overline{G}$ Output Enable Inputs


Truth Table

Inputs						Data I/O*		Operation or Function
$\bar{G}$	DIR	CAB	CBA	SAB	SBA	A ₀ -A ₇	B ₀ -B ₇	
H H	X X	H or L ┐	H or L ┐	X X	X X	Input	Input	Isolation Store A and B Data
L L	L L	X X	X X	X X	L H	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus
L L	H H	X H or L	X X	L H	X X	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus

*The data output functions may be enabled or disabled by various signals at the $\bar{G}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

H = High Voltage Level
L = Low Voltage Level
X = Immaterial
┐ = Low-to-High Transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics (unless otherwise specified)

Symbol	Parameter	Max	Unit	Condition
I _{CC}	Maximum Quiescent Supply Current	80	μA	V _{IN} =V _{CC} or Ground, V _{CC} =5.5V, T _a =Worst Case
I _{CC}	Maximum Quiescent Supply Current	8.0	μA	V _{IN} =V _{CC} or Ground, V _{CC} =5.5V, T _a =25°C
I _{CC(T)}	Maximum Additional I _{CC} /Input(HD74ACT646)	1.5	mA	V _{IN} =V _{CC} -2.1V, V _{CC} =5.5V, T _a =Worst Case

HD74AC646/HD74ACT646

AC Characteristics:HD74AC646

Symbol	Parameter	V _{CC} * (V)	Ta = +25°C CL=50pF			Ta = -40°C to +85°C CL=50pF		Unit
			Min	Typ	Max	Min	Max	
t _{PLH}	Propagation Delay Clock to Bus	3.3 5.0	1.0 1.0	10.5 7.5	16.5 12.0	1.0 1.0	18.5 13.0	ns
t _{PHL}	Propagation Delay Clock to Bus	3.3 5.0	1.0 1.0	9.5 6.5	14.5 10.5	1.0 1.0	16.0 11.5	ns
t _{PLH}	Propagation Delay Bus to Bus	3.3 5.0	1.0 1.0	7.5 5.0	12.0 8.0	1.0 1.0	13.5 9.0	ns
t _{PHL}	Propagation Delay Bus to Bus	3.3 5.0	1.0 1.0	7.5 5.0	12.5 9.0	1.0 1.0	13.5 9.5	ns
t _{PLH}	Propagation Delay SBA or SAB to An or Bn (w/ An or Bn HIGH or LOW)	3.3 5.0	1.0 1.0	8.5 6.0	13.5 10.0	1.0 1.0	15.5 11.0	ns
t _{PHL}	Propagation Delay SBA or SAB to An or Bn (w/ An or Bn HIGH or LOW)	3.3 5.0	1.0 1.0	8.5 6.0	13.5 10.0	1.0 1.0	15.0 11.0	ns
t _{PZH}	Enable Time G to An or Bn	3.3 5.0	1.0 1.0	7.0 5.0	11.5 8.5	1.0 1.0	12.5 9.0	ns
t _{PZL}	Enable Time G to An or Bn	3.3 5.0	1.0 1.0	7.5 5.5	12.5 9.0	1.0 1.0	14.0 10.0	ns
t _{PHZ}	Disable Time G to An or Bn	3.3 5.0	1.0 1.0	8.0 6.5	12.5 10.0	1.0 1.0	13.5 11.0	ns
t _{PLZ}	Disable Time G to An or Bn	3.3 5.0	1.0 1.0	7.5 6.0	12.0 9.5	1.0 1.0	13.5 10.5	ns
t _{PZH}	Enable Time DIR to An or Bn	3.3 5.0	1.0 1.0	6.5 5.0	11.0 7.5	1.0 1.0	12.0 8.5	ns
t _{PZL}	Enable Time DIR to An or Bn	3.3 5.0	1.0 1.0	7.0 5.0	11.5 8.0	1.0 1.0	13.0 9.0	ns
t _{PHZ}	Disable Time DIR to An or Bn	3.3 5.0	1.0 1.0	7.5 5.5	11.5 9.5	1.0 1.0	12.5 10.0	ns
t _{PLZ}	Disable Time DIR to An or Bn	3.3 5.0	1.0 1.0	7.5 5.5	12.0 9.5	1.0 1.0	13.5 10.5	ns

*Voltage Range 3.3 is 3.3V±0.3V

Voltage Range 5.0 is 5.0V±0.5V

AC Operating Requirements:HD74AC646

Symbol	Parameter	V _{CC} * (V)	Ta = +25°C CL=50pF		Ta = -40°C to +85°C CL=50pF	Unit
			Typ	Guaranteed Minimum		
t _{su}	Set-up Time, HIGH or LOW Bus to Clock	3.3 5.0	2.0 1.5	5.0 4.0	5.5 4.5	ns
t _h	Hold Time, HIGH or LOW Clock	3.3 5.0	-1.5 -0.5	0.0 0.5	0.0 1.0	ns
t _w	Clock Pulse Width HIGH or LOW	3.3 5.0	2.0 2.0	3.5 3.5	4.5 3.5	ns

*Voltage Range 3.3 is 3.3V±0.3V

Voltage Range 5.0 is 5.0V±0.5V

AC Characteristics:HD74ACT646

Symbol	Parameter	V _{CC} * (V)	Ta = +25°C CL = 50pF			Ta = -40°C to +85°C CL = 50pF		Unit
			Min	Typ	Max	Min	Max	
f _{max}	Maximum Clock Frequency	5.0	100			90		MHz
t _{PLH}	Propagation Delay Clock to Bus	5.0	1.0	12.0	14.5	1.0	16.0	ns
t _{PHL}	Propagation Delay Clock to Bus	5.0	1.0	12.0	14.5	1.0	16.0	ns
t _{PLH}	Propagation Delay Bus to Bus	5.0	1.0	8.5	10.5	1.0	11.5	ns
t _{PHL}	Propagation Delay Bus to Bus	5.0	1.0	8.5	10.5	1.0	11.5	ns
t _{PHL}	Propagation Delay SBA or SAB to A or B(A or B LOW)	5.0	1.0	9.5	11.5	1.0	12.5	ns
t _{PHL}	Propagation Delay SBA or SAB to A or B(A or B HIGH)	5.0	1.0	9.5	11.5	1.0	12.5	ns
t _{PLH}	Propagation Delay SBA or SAB to A or B(A or B LOW)	5.0	1.0	9.5	11.5	1.0	12.5	ns
t _{PLH}	Propagation Delay SBA or SAB to A or B(A or B HIGH)	5.0	1.0	9.5	11.5	1.0	12.5	ns
t _{PZH}	Enable Time G to An or Bn	5.0	1.0	9.0	11.0	1.0	12.0	ns
t _{PZL}	Enable Time G to An or Bn	5.0	1.0	9.0	11.0	1.0	12.0	ns
t _{PHZ}	Disable Time G to An or Bn	5.0	1.0	10.5	13.0	1.0	14.5	ns
t _{PLZ}	Disable Time G to An or Bn	5.0	1.0	10.0	12.5	1.0	14.0	ns
t _{PZH}	Enable Time DIR to An or Bn	5.0	1.0	8.5	10.5	1.0	11.5	ns
t _{PZL}	Enable Time DIR to An or Bn	5.0	1.0	8.5	10.5	1.0	11.5	ns
t _{PHZ}	Disable Time DIR to An or Bn	5.0	1.0	9.5	11.5	1.0	12.5	ns
t _{PLZ}	Disable Time DIR to An or Bn	5.0	1.0	9.0	11.0	1.0	12.0	ns

*Voltage Range 5.0 is 5.0V ± 0.5V

AC Operating Requirements:HD74ACT646

Symbol	Parameter	V _{CC} * (V)	Ta = +25°C CL=50pF		Ta = -40°C to +85°C CL=50pF	Unit
			Typ	Guaranteed Minimum		
t _{su}	Set up Time, Bus to Clock High or Low	5.0	2.5	7.0	8.0	ns
t _h	Hold Time, Bus to Clock High or Low	5.0	0.0	1.5	1.5	ns
t _w	Pulse width, Clock Pulse width High or Low	5.0	4.5	7.0	8.0	ns

Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Typ	Unit	Condition
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.5V
C _{IO}	Input/Output Capacitance	15.0	pF	V _{CC} = 5.5V
C _{PD}	Power Dissipation Capacitance	60.0	pF	V _{CC} = 5.0V

Package Information

In the HD74AC series of Advanced CMOS logic, either plastic DIP and small outline packages can be selected.

To order, please refer to the following package code.


• Package code of Advanced CMOS Logic

HD74AC XXXX P


Package code
 P: Plastic DIP,
 FP: Small outline package
 Individual device code
 74AC: Commercial FACT
 74ACT: Commercial
 TTL-Compatible
 Advanced CMOS
 Initial cad of Hitachi
 digital IC

Plastic DIP Package [Unit: mm (inch)]


14 Pin type




16 Pin type



20 Pin type




24 Pin type




Package Information

Small Outline Package [Unit: mm (inch)]

14 Pin type



16 Pin type



20 Pin type

