## SYNCHRONOUS PRESETTABLE BINARY COUNTER

The MC74F161A and MC74F163A are high-speed synchronous modu-lo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC74F161A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC74F163A has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Frequency of 120 MHz

CONNECTION DIAGRAM

*MR for MC74F161A
*SR for MC74F163A

FUNCTION TABLE

| SR | PE | CET | CEP | ACTION ON THE RISING CLOCK EDGE ( $\checkmark$ ) |
| :---: | :---: | :---: | :---: | :--- |
| L | X | X | X | Reset (Clear) |
| H | L | X | X | Load ( $\mathrm{P}_{\mathrm{n}} \quad \mathrm{Q}_{\mathrm{n}}$ ) |
| H | H | H | H | Count (Increment) |
| H | H | L | X | No Change (Hold) |
| H | H | X | L | No Change (Hold) |

H = HIGH Voltage Level; L = LOW Voltage Level; X = Don't Care

## STATE DIAGRAM



## SYNCHRONOUS PRESETTABLE

 BINARY COUNTERFAST ${ }^{\text {™ }}$ SHOTTKY TTL



N SUFFIX
PLASTIC
CASE 648-08


D SUFFIX
SOIC
CASE 751B-03

ORDERING INFORMATION

```
MC74FXXXAJ Ceramic
MC74FXXXAN Plastic
MC74FXXXAD SOIC
```



## MC74F161A•MC74F163A

## LOGIC DIAGRAM



NOTE:
This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## FUNCTIONAL DESCRIPTION

The MC74F161A and MC74F163A count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the MC74F161A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset (MC74F161A), synchronous reset (MC74F163A), parallel load, count-up and hold. Five control inputs - Master Reset (MR, MC74F161A), Synchronous Reset (SR, MC74F163A), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) - determine the mode of operation, as shown in the Function Table. A LOW signal on MR overrides
all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data $\left(\mathrm{P}_{\mathrm{n}}\right)$ inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR (MC74F161A) or SR (MC74F163A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The MC74F161A and MC74F163A use D-type edge-triggered flip-flops and changing the SR, PE, CEP, and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of $C P$, are observed.

MC74F161A • MC74F163A

GUARANTEED OPERATING RANGES

| Symbol | Parameter |  | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 74 | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient Temperature Range | 74 | 0 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Current - High | 74 |  |  | -1.0 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Current - Low | 74 |  |  | 20 | mA |

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| Symbol | Parameter |  | Limits |  |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Inp All Inputs | HIGH Voltage for |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  |  | 0.8 | V | Guaranteed Input All Inputs | LOW Voltage for |
| $\mathrm{V}_{\text {IK }}$ | Input Clamp Diode Voltage |  |  |  | -1.2 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\text {IN }}$ | 18 mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 74 | 2.5 | 3.4 |  | V | $\mathrm{I}^{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}=4.50 \mathrm{~V}$ |
|  |  | 74 | 2.7 | 3.4 |  | V | $\mathrm{IOH}^{\prime}=-1.0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  |  | 0.35 | 0.5 | V | $\mathrm{IOL}=20 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current |  |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |
|  |  |  |  |  | 0.1 | mA | $\mathrm{VCC}=\mathrm{MAX}, \mathrm{V}$ IN $=7.0 \mathrm{~V}$ |  |
| IIL | Input LOW Current Data, CEP, Clock PE, CET, SR |  |  |  | $\begin{aligned} & -0.6 \\ & -1.2 \end{aligned}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.5 \mathrm{~V}$ |  |
| Ios | Output Short Circuit Current (Note 2) |  | -60 |  | -150 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |
| ICC | Power Supply Current |  |  | 37 | 55 | mA | $\mathrm{V}_{C C}=\mathrm{MAX}$ |  |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Not more than one output should be shorted at a time, nor for more than 1 second.

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 15 . To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. The TC output is subject to decoding spikes due to internal race conditions and is there-
fore not recommended for use as a clock or asynchronous reset for flip-flops, counters, or registers.

Logic Equations:
Count Enable $=$ CEP $\bullet$ CET $\cdot$ PE
$T C=Q_{0} \cdot Q_{1} \cdot Q_{2} \cdot Q_{3} \cdot C E T$


Case 648-08 N Suffix

## 16-Pin Plastic



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and ${ }^{\boldsymbol{N} / \boldsymbol{l}}$ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

## Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.
EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.
JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.
ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

MC74F161A • MC74F163A

AC CHARACTERISTCS

| Symbol | Parameter |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} \mathrm{T}_{\mathrm{A}} & =+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}} & =+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ C_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Max | Min | Max |  |
| $f_{\text {max }}$ | Maximum Count Frequency | 100 |  | 90 |  | MHz |
| $\begin{aligned} & \hline \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay, Count CP to $Q_{n}$ (PE Input HIGH) | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 10 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 3.5 \end{aligned}$ | $\begin{gathered} 7.0 \\ 11 \end{gathered}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CP to $Q_{n}$ (PE Input LOW) | $\begin{aligned} & 3.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 9.5 \end{aligned}$ |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CP to TC | $\begin{aligned} & 5.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & \hline 14 \\ & 14 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CET to TC | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & \hline 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline 8.5 \\ & 8.5 \end{aligned}$ | ns |
| tPHL | Propagation Delay MR to $\mathrm{Q}_{\mathrm{n}}$ (MC74F161A) | 5.5 | 12 | 5.5 | 13 | ns |
| tPHL | Propagation Delay MR to TC (MC74F161A) | 4.5 | 10.5 | 4.5 | 11.5 | ns |

## AC OPERATING REQUIREMENTS

| Symbol | Parameter |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} \mathrm{T}_{\mathrm{A}} & =+25^{\circ} \mathrm{C} \\ \mathrm{v}_{\mathrm{CC}} & =+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}} & =50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \% \\ C_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{H})$ | Setup Time, HIGH or LOW | 5.0 |  | 5.0 |  | ns |
| $\mathrm{t}_{\text {s }}(\mathrm{L})$ | $\mathrm{P}_{\mathrm{n}}$ to CP | 5.0 |  | 5.0 |  |  |
| $\mathrm{th}_{\text {( }}(\mathrm{H})$ | Hold Time, HIGH or LOW | 2.0 |  | 2.0 |  |  |
| th(L) | $P_{n}$ to CP | 2.0 |  | 2.0 |  |  |
| $\mathrm{t}_{\text {s }}(\mathrm{H})$ | Setup Time, HIGH or LOW | 11 |  | 11.5 |  | ns |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{L})$ | $\overline{\mathrm{PE}}$ or $\overline{\mathrm{SR}}$ to CP | 8.5 |  | 9.5 |  |  |
| $\mathrm{th}_{\text {( }}(\mathrm{H})$ | Hold Time, HIGH or LOW | 2.0 |  | 2.0 |  |  |
| $\mathrm{th}_{\text {( }}(\mathrm{L})$ | $\overline{\text { PE or }} \overline{\text { SR }}$ to CP | 0 |  | 0 |  |  |
| $\mathrm{t}_{\text {s }}(\mathrm{H})$ | Setup Time, HIGH or LOW | 11 |  | 11.5 |  | ns |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{L})$ | CEP or CET to CP | 5.0 |  | 5.0 |  |  |
| $\mathrm{th}_{\mathrm{h}}(\mathrm{H})$ | Hold Time, HIGH or LOW | 0 |  | 0 |  |  |
| $\mathrm{th}_{\text {( }}(\mathrm{L})$ | CEP or CET to CP | 0 |  | 0 |  |  |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{H})$ | Clock Pulse Width (Load) | 5.0 |  | 5.0 |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | HIGH or LOW | 5.0 |  | 5.0 |  |  |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{H})$ | Clock Pulse Width (Count) | 4.0 |  | 4.0 |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | HIGH or LOW | 6.0 |  | 7.0 |  |  |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | MR Pulse Width, LOW (MC74F161A) | 5.0 |  | 5.0 |  | ns |
| trec | Recovery Time, MR to CP (MC74F161A) | 6.0 |  | 6.0 |  |  |

