

# High Current Output, Triple Video Amplifier

AD8023

#### **FEATURES**

Drives 13 V Output Drives Unlimited Capacitive Load High Current Output Drive: 70 mA Excellent Video Specifications ( $R_L$  = 150  $\Omega$ ) Gain Flatness 0.1 dB to 10 MHz 0.06% Differential Gain Error 0.02° Differential Phase Error Power Operates on  $\pm 2.5$  V to  $\pm 7.5$  V Supply

10.0 mA/Amplifier Max Power Supply Current High Speed 250 MHz Unity Gain Bandwidth (3 dB) 1200 V/μs Slew Rate Fast Settling Time of 35 ns (0.1%) High Speed Disable Function

Turn-Off Time 30 ns
Easy to Use
200 mA Short Circuit Current

**Output Swing to 1 V of Rails** 

APPLICATIONS
LCD Displays
Video Line Driver
Broadcast and Professional Video
Computer Video Plug-In Boards
Consumer Video
RGB Amplifier in Component Systems

### PRODUCT DESCRIPTION

The AD8023 is a high current output drive, high voltage output drive, triple video amplifier. Each amplifier has 70 mA of output current and is optimized for driving large capacitive loads. The amplifiers are current feedback amplifiers and feature gain flatness of 0.1 dB to 10 MHz while offering differential gain and phase error of 0.06% and 0.02°.





Figure 1. Pulse Response Driving a Large Load Capacitor,  $C_L = 300$  pF, G = +3,  $R_F = 750 \Omega$ ,  $R_S = 16.9 \Omega$ ,  $R_L = 10 \text{ k}\Omega$ 

#### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# PIN CONFIGURATION 14-Lead SOIC



The AD8023 uses maximum supply current of 10.0 mA per amplifier and runs on  $\pm 2.5$  V to  $\pm 7.5$  V power supply. The outputs of each amplifier swing to within one volt of either supply rail to easily accommodate video signals. The AD8023 is unique among current feedback op amps by virtue of its large capacitive load drive with a small series resistor, while still achieving rapid settling time. For instance, it can settle to 0.1% in 35 ns while driving 300 pF capacitance.

The bandwidth of 250 MHz along with a 1200 V/ $\mu$ s slew rate make the AD8023 useful in high speed applications requiring a single +5 V or dual power supplies up to  $\pm 7.5$  V. Furthermore, the AD8023 contains a high speed disable function for each amplifier in order to power down the amplifier or high impedance the output. This can then be used in video multiplexing applications. The AD8023 is available in the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.




Figure 2. Output Swing Voltage,  $R_L = 150 \Omega$ ;  $V_S = \pm 7.5 V$ , G = +10

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2000

# $\textbf{AD8023-SPECIFICATIONS} \ (@\ \textbf{T}_{A} = +25^{\circ}\textbf{C},\ \textbf{V}_{S} = \pm7.5,\ \textbf{C}_{LOAD} = 10\ \textbf{pF},\ \textbf{R}_{LOAD} = 150\ \Omega,\ unless\ otherwise\ noted)$

Model	Conditions	$\mathbf{v_s}$	Min	AD8023A Typ	Max	Units
DYNAMIC PERFORMANCE Bandwidth (3 dB) Bandwidth (0.1 dB) Slew Rate Settling Time to 0.1%	$R_{FB}$ = 750 $\Omega$ No Peaking, G = +3 No Peaking, G = +3 5 V Step 0 V to ±6 V (6 V Step) $C_{LOAD}$ = 300 pF $R_{LOAD}$ > 1 k $\Omega$ , $R_{FB}$ = 750 $\Omega$ $T_A$ = +25°C to +70°C, $R_S$ = 16.9 $\Omega$			125 7 1200		MHz MHz V/μs
NOISE/HARMONIC PERFORMANCE Total Harmonic Distortion   Input Voltage Noise Input Current Noise Differential Gain ( $R_L$ = 150 $\Omega$ ) Differential Phase ( $R_L$ = 150 $\Omega$ )	$\begin{split} f_C &= 5 \text{ MHz}, R_L = 150 \ \Omega, V_O = 2 \text{ p-p} \\ f &= 10 \text{ kHz} \\ f &= 10 \text{ kHz} \ (-I_{IN}) \\ f &= 3.58 \text{ MHz}, G = +2, R_{FB} = 750 \ \Omega \\ f &= 3.58 \text{ MHz}, G = +2, R_{FB} = 750 \ \Omega \end{split}$			-72 2.0 14 0.06 0.02		dBc $nV/\sqrt{Hz}$ $pA/\sqrt{Hz}$ % Degrees
DC PERFORMANCE Input Offset Voltage Offset Drift Input Bias Current (-) Input Bias Current (+) Open-Loop Transresistance	$T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$		-5 -45 -25 67 50	2 2 15 5 111 111	5 45 25	mV μV/°C μΑ μΑ kΩ kΩ
INPUT CHARACTERISTICS Input Resistance +Input -Input Input Capacitance Input Common-Mode Voltage Range Common-Mode Rejection Ratio Input Offset Voltage -Input Current +Input Current	$T_{MIN}$ to $T_{MAX}$ $T_{MIN}$ to $T_{MAX}$		50	100 75 2 ±6.0 56 0.2 5		kΩ Ω pF V dB μΑ/V μΑ/V
OUTPUT CHARACTERISTICS Output Voltage Swing $R_L = 1 \ k\Omega$ $R_L = 150 \ \Omega$ Output Current Short-Circuit Current Capacitive Load Drive	V <sub>OL</sub> -V <sub>EE</sub> V <sub>CC</sub> -V <sub>OH</sub> V <sub>OL</sub> -V <sub>EE</sub> V <sub>CC</sub> -V <sub>OH</sub>		50	0.8 0.8 1.0 1.0 70 300 1000	1.0 1.0 1.3 1.3	V V V MA mA pF
MATCHING CHARACTERISTICS Dynamic Crosstalk DC Input Offset Voltage -Input Bias Current	G = +2, f = 5 MHz		-5 -10	70 0.3 3	5 10	dB mV μΑ
POWER SUPPLY Operating Range Quiescent Current/Amplifier	Single Supply Dual Supply $T_{MIN} \text{ to } T_{MAX} \\ Power-Down$		+4.2 ±2.1	6.2 7.0	+15 ±7.5 10.0 4.0	V V mA mA

Model	Conditions	Vs	AD8023A Min Typ M	Max Units
POWER SUPPLY (Continued) Power Supply Rejection Ratio Input Offset Voltage -Input Current +Input Current	$V_S = \pm 2.5 \text{ V to } \pm 7.5 \text{ V}$		54 76 0.03 0.07	dB dB μΑ/V μΑ/V
DISABLE CHARACTERISTICS Off Isolation Off Output Capacitance Turn-On Time Turn-Off Time Switching Threshold	$f = 6 \text{ MHz}$ $G = +1$ $R_L = 150 \Omega$	$V_{TH} - V_{EE}$	-70 12 50 30 1.6	dB pF ns ns

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS\*

Supply Voltage
Internal Power Dissipation
Small Outline (R) 1.0 Watts (Observe Derating Curves)
Input Voltage (Common Mode) $\pm V_S$
Differential Input Voltage±3 V (Clamped)
Output Voltage Limit
Maximum+ $V_S$
$Minimum \dots -V_S$
Output Short Circuit Duration
Observe Power Derating Curves
Storage Temperature Range
R Package65°C to +125°C
Operating Temperature Range
AD8023A
Lead Temperature Range (Soldering 10 sec) $+300^{\circ}$ C

<sup>\*</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD8023AR AD8023AR- REEL		14-Lead Plastic SOIC 13" Tape and Reel	R-14 R-14
AD8023AR- REEL7	-40°C to +85°C	7" Tape and Reel	R-14
AD8023ACHIPS	–40°C to +85°C	Die	

## **Maximum Power Dissipation**

The maximum power that can be safely dissipated by the AD8023 is limited by the associated rise in junction temperature. The maximum safe junction temperature for the plastic encapsulated parts is determined by the glass transition temperature of the plastic, about 150°C. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure.

While the AD8023 is internally short circuit protected, this may not be enough to guarantee that the maximum junction temperature is not exceeded under all conditions. To ensure proper operation, it is important to observe the derating curves.

It must also be noted that in (noninverting) gain configurations (with low values of gain resistor), a high level of input overdrive can result in a large input error current, which may result in a significant power dissipation in the input stage. This power must be included when computing the junction temperature rise due to total internal power.




Figure 3. Maximum Power Dissipation vs. Ambient Temperature

### CAUTION\_


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8023 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. A -3-

### **METALIZATION PHOTO**

Contact factory for latest dimensions. Dimensions shown in inches and (mm).



# **Typical Performance Characteristics**




Figure 4. Input Common-Mode Voltage Range vs. Supply Voltage




Figure 5. Output Voltage Swing vs. Load Resistance

4– REV. A




Figure 6. Total Supply Current vs. Supply Voltage




Figure 7. Output Voltage Swing vs. Supply Voltage




Figure 8. Total Supply Current vs. Temperature




Figure 9. Input Bias Current vs. Temperature




Figure 10. Input Offset Voltage vs. Temperature




Figure 11. Closed-Loop Output Resistance vs. Frequency

REV. A \_5\_




Figure 12. Input Current and Voltage Noise vs. Frequency




Figure 13. Short Circuit Current vs. Temperature




Figure 14. Output Resistance vs. Frequency, Disabled State




Figure 15. Common-Mode Rejection vs. Frequency




Figure 16. Power Supply Rejection Ratio vs. Frequency




Figure 17. Harmonic Distortion vs. Frequency,  $R_L = 150 \Omega$ 

–6– REV. A




Figure 18. Open-Loop Transimpedance vs. Frequency




Figure 19. Slew Rate vs. Output Step Size




Figure 20. Large Signal Pulse Response, Gain = +1,  $(R_F = 2 \text{ k}\Omega, R_L = 150 \Omega, V_S = \pm 7.5 \text{ V})$ 




Figure 21. Small Signal Pulse Response, Gain = +1,  $(R_F = 2 \text{ k}\Omega, R_L = 150 \Omega, V_S = \pm 7.5 \text{ V})$ 




Figure 22. Maximum Slew Rate vs. Supply Voltage




Figure 23. Large Signal Pulse Response, Gain = +10, ( $R_F$  = 274  $\Omega$ ,  $R_L$  = 150  $\Omega$ ,  $V_S$  =  $\pm 7.5$  V)

REV. A -7-




Figure 24. Closed-Loop Gain and Phase vs. Frequency, G=+10,  $R_{L}=150~\Omega$ 




Figure 25. Closed-Loop Gain and Phase vs. Frequency, G=+1,  $R_L=150~\Omega$ 




Figure 26. Large Signal Pulse Response, Gain = -1,  $(R_F = 750 \Omega, R_L = 150 \Omega, V_S = \pm 7.5 V)$ 




Figure 27. Closed-Loop Gain and Phase vs. Frequency, G = -1,  $R_L = 150~\Omega$ 




Figure 28. Small Signal Pulse Response, Gain = +10, ( $R_F$  = 274  $\Omega$ ,  $R_L$  = 150  $\Omega$ ,  $V_S$  =  $\pm$ 7.5 V)




Figure 29. Small Signal Pulse Response, Gain = -1,  $(R_F = 750 \Omega, R_L = 150 \Omega, V_S = \pm 7.5 V)$ 

–8– REV. A




Figure 30. Closed-Loop Gain and Phase vs. Frequency, G = -10,  $R_L = 150 \,\Omega$ 

#### General

The AD8023 is a wide bandwidth, triple video amplifier that offers a high level of performance on less than 9.0 mA per amplifier of quiescent supply current. The AD8023 achieves bandwidth in excess of 200 MHz, with low differential gain and phase errors and high output current making it an efficient video amplifier.

The AD8023's wide phase margin coupled with a high output short circuit current make it an excellent choice when driving any capacitive load up to 300 pF.

It is designed to offer outstanding functionality and performance at closed-loop inverting or noninverting gains of one or greater.

### Choice of Feedback and Gain Resistors

Because it is a current feedback amplifier, the closed-loop bandwidth of the AD8023 may be customized using different values of the feedback resistor. Table I shows typical bandwidths at different supply voltages for some useful closed-loop gains when driving a load of 150  $\Omega$ .

The choice of feedback resistor is not critical unless it is desired to maintain the widest, flattest frequency response. The resistors recommended in the table (chip resistors) are those that will result in the widest 0.1 dB bandwidth without peaking. In applications requiring the best control of bandwidth, 1% resistors are adequate. Resistor values and widest bandwidth figures are shown. Wider bandwidths than those in the table can be attained by reducing the magnitude of the feedback resistor (at the expense of increased peaking), while peaking can be reduced by increasing the magnitude of the feedback resistor.

Increasing the feedback resistor is especially useful when driving large capacitive loads as it will increase the phase margin of the closed-loop circuit. (Refer to the Driving Capacitive Loads section for more information.)

To estimate the -3 dB bandwidth for closed-loop gains of 2 or greater, for feedback resistors not listed in the following table, the following single pole model for the AD8023 may be used:

$$ACL \simeq \frac{G}{1 + SC_T (R_F + Gn \ rin)}$$

where:  $C_T$  = transcapacitance  $\approx 1 \text{ pF}$ 

 $R_F$  = feedback resistor G = ideal closed loop gain

$$Gn = \left(1 + \frac{R_F}{R_G}\right) = \text{noise gain}$$

rin = inverting input resistance  $\cong 150 \Omega$ 

ACL = closed loop gain

The -3 dB bandwidth is determined from this model as:

$$f_3 \simeq \frac{1}{2 \pi C_T (R_F + Gn \ rin)}$$

This model will predict -3 dB bandwidth to within about 10% to 15% of the correct value when the load is  $150~\Omega$  and  $V_S = \pm 7.5~V$ . For lower supply voltages there will be a slight decrease in bandwidth. The model is not accurate enough to predict either the phase behavior or the frequency response peaking of the AD8023.

It should be noted that the bandwidth is affected by attenuation due to the finite input resistance. Also, the open-loop output resistance of about 6  $\Omega$  reduces the bandwidth somewhat when driving load resistors less than about 150  $\Omega$ . (Bandwidths will be about 10% greater for load resistances above a couple hundred ohms.)

Table I. –3 dB Bandwidth vs. Closed-Loop Gain and Feedback Resistor,  $R_{\rm L}$  = 150  $\Omega$  (SOIC)

V <sub>S</sub> - Volts	Gain	R <sub>F</sub> - Ohms	BW - MHz
±7.5	+1	2000	460
	+2	750	240
	+10	300	50
	-1	750	150
	-10	250	60
±2.5	+1	2000	250
	+2	1000	90
	+10	300	30
	-1	750	95
	-10	250	50

### **Driving Capacitive Loads**

When used in combination with the appropriate feedback resistor, the AD8023 will drive any load capacitance without oscillation. The general rule for current feedback amplifiers is that the higher the load capacitance, the higher the feedback resistor required for stable operation. Due to the high open-loop transresistance and low inverting input current of the AD8023, the use of a large feedback resistor does not result in large closed-loop gain errors. Additionally, its high output short circuit current makes possible rapid voltage slewing on large load capacitors.

For the best combination of wide bandwidth and clean pulse response, a small output series resistor is also recommended. Table II contains values of feedback and series resistors which result in the best pulse responses. Figure 28 shows the AD8023 driving a 300 pF capacitor through a large voltage step with virtually no overshoot. (In this case, the large and small signal pulse responses are quite similar in appearance.)

REV. A \_9\_




Figure 31. Circuit for Driving a Capacitive Load

Table II. Recommended Feedback and Series Resistors vs. Capacitive Load and Gain

		R <sub>S</sub> - Ohms		
C <sub>L</sub> - pF	R <sub>F</sub> - Ohms	G = 2	$G \ge 3$	
20	2k	0	0	
50	2k	10	10	
100	2k	15	15	
200	3k	10	10	
300	3k	10	10	
≥500	3k	10	10	




Figure 32. Pulse Response Driving a Large Load Capacitor.  $C_L=300$  pF, G=+3,  $R_F=750$   $\Omega$ ,  $R_S=16.9$   $\Omega$ ,  $R_L=10$  k $\Omega$ 

#### **Overload Recovery**

The three important overload conditions are: input common-mode voltage overdrive, output voltage overdrive, and input current overdrive. When configured for a low closed-loop gain, this amplifier will quickly recover from an input common-mode voltage overdrive; typically in under 25 ns. When configured for a higher gain, and overloaded at the output, the recovery time will also be short. For example, in a gain of +10, with 50% overdrive, the recovery time of the AD8023 is about 20 ns (see Figure 31). For higher overdrive, the response is somewhat slower. For 100% overdrive, (in a gain of +10), the recovery time is about 80 ns.




Figure 33. 50% Overload Recovery, Gain = +10,  $(R_F = 300 \Omega, R_I = 1 k\Omega, V_S = \pm 7.5 V)$ 

As noted in the warning under Maximum Power Dissipation, a high level of input overdrive in a high noninverting gain circuit can result in a large current flow in the input stage. Though this current is internally limited to about 30 mA, its effect on the total power dissipation may be significant.

### **Disable Mode Operation**

Pulling the voltage on any one of the Disable pins about 1.6 V up from the negative supply will put the corresponding amplifier into a disabled, powered down, state. In this condition, the amplifier's quiescent current drops to about 1.3 mA, its output becomes a high impedance, and there is a high level of isolation from input to output. In the case of a gain of two line driver for example, the impedance at the output node will be about the same as for a 1.5 k $\Omega$  resistor (the feedback plus gain resistors) in parallel with a 12 pF capacitor.

Leaving the Disable pin disconnected (floating) will leave the corresponding amplifier operational, in the enabled state. The input impedance of the disable pin is about 25 k $\Omega$  in parallel with a few picofarads. When driven to 0 V, with the negative supply at -7.5 V, about 100  $\mu$ A flows into the disable pin.

When the disable pins are driven by complementary output CMOS logic, on a single 5 V supply, the disable and enable times are about 50 ns. When operated on dual supplies, level shifting will be required from standard logic outputs to the Disable pins. Figure 33 shows one possible method, which results in a negligible increase in switching time.




Figure 34. Level Shifting to Drive Disable Pins on Dual Supplies


The AD8023's input stages include protection from the large differential input voltages that may be applied when disabled. Internal clamps limit this voltage to about  $\pm 3$  V. The high input to output isolation will be maintained for voltages below this limit.

-10- REV. A

### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

## 14-Lead Plastic SOIC (R-14)



REV. A -11-