

2-Mbit (128K x 16) Static RAM

Features

· Very high speed: 45 ns

Wide voltage range: 2.20V-3.60V
Pin-compatible with CY62137CV30

· Ultra-low standby power

Typical standby current: 1μΑ
 Maximum standby current: 7μΑ

• Ultra-low active power

— Typical active current: 2 mA @ f = 1 MHz

• Easy memory expansion with $\overline{\text{CE}}$, and $\overline{\text{OE}}$ features

• Automatic power-down when deselected

CMOS for optimum speed/power

• Byte power-down feature

Offered in Pb-free 48-ball VFBGA and 44-pin TSOPII package


Functional Description[1]

The CY62137EV30 is a high-performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 90% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected ($\overline{\text{CE}}$ HIGH or both $\overline{\text{BLE}}$ and $\overline{\text{BHE}}$ are HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected ($\overline{\text{CE}}$ HIGH), outputs are disabled ($\overline{\text{OE}}$ HIGH), both $\overline{\text{Byte}}$ High Enable and Byte Low Enable $\overline{\text{are}}$ disabled ($\overline{\text{BHE}}$, $\overline{\text{BLE}}$ HIGH), or during a write operation ($\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW).

Writing to the device is accomplished by asserting Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$ through I/O $_1$), is written into the location specified on the address pins (A $_0$ through A $_1$ 6). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$ through I/O $_1$ 5) is written into the location specified on the address pins (A $_0$ through A $_1$ 6).

Reading <u>from</u> the device is accomplished by asserting Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the <u>address</u> pins will appear on I/O₀ to I/O₇. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table at the back of this data sheet for a complete description of read and write modes.

The CY62137EV30 is available in 48-ball VFBGA and 44-pin TSOPII packages.



Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



Pin Configurations^[2, 3]

VFBGA (Top View)

1	2	3	4	5	6	-
BLE	OE	\bigcirc	$\left(A_{1}\right)$	$\left(A_{2}\right)$	NC	Α
[I/O ₈]	BHE	\bigcirc A ₃	\bigcirc A ₄	(CE)	(I/O_0)	В
[I/O ₉])(I/O ₁₀)	$\left(A_{5}\right)$	$\overline{A_6}$	(I/O ₁)	(I/O ₂)	С
V _{SS})(I/O ₁₁)	(NC)	\bigcirc A ₇	(I/O ₃)	Vcc	D
V _{CC})(I/O ₁₂)	NC	(A ₁₆)	(I/O ₄)	Vss	Ε
(I/O ₁₄)) (I/O ₁₃)	(A ₁₄)	(A ₁₅)	(I/O ₅)	(I/Q ₆)	F
1/O ₁₅)(NC)	(A ₁₂)	(A ₁₃)	WE	(I/O ₇)	G
NC	(A ₈)	\bigcirc A ₉	$\left(A_{10}\right)$	$\left(A_{11}\right)$	NC	Н
]

44 TSOP II (Top View)

	^	
A ₄ [1	44 🗆 A ₅
A ₃ □	2	43 🛮 A ₆
A_2	3	42 A ₇
A ₁ □	4	41 🗆 ÖE
A ₀ [5	40 BHE
ĊĔΙ	6	39 ☐ BLE
I/O ₀	7	38 1/O ₁₅
I/O ₁	8	37 I/O ₁₄
I/O ₂ □	9	36 I/O ₁₃
I/O ₃ \Box	10	35 I/O ₁₂
VCC □	11	34 VSS
V _{SS} L	12	33 ☐ V _{CC}
I/O ₄ □	13	32 🛮 I/Ŏ11
I/O ₅	14	31 I/O ₁₀
I/O ₆ □	15	30 4 I/O ₉
1/0 ₇ [16	29 I/O ₈
WĖ	17	28 🛮 NC 🖺
A ₁₆	18	27 🛘 A ₈
A ₁₅ [19	26 🛘 A9
A ₁₄ \Box	20	25 🗖 A ₁₀
A ₁₃ □	21	24 🗆 A ₁₁
A ₁₂ [22	23 NC

Product Portfolio

					Power Dissipation				n	
Product	V _{CC} Range (V)		Speed (ns) Operating I _{CC} (mA) Stand		Operating is		Operating I _{CC} (mA)		Standby	L. (πΑ)
			(,	f = 1		f = f	max	Standby	'SB2 (μΑ)	
	Min.	Typ. ^[7]	Max.		Typ. ^[7]	Max.	Typ. ^[7]	Max.	Typ. ^[7]	Max.
CY62137EV30-45LL	2.2V	3.0V	3.6V	45 ns	2	2.5	15	20	1	7

Note:

NC pins are not connected on the die.
 Pins D3, H1, G2, and H6 in the BGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb, respectively.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to + 150°C Ambient Temperature with Power Applied-55°C to + 125°C Supply Voltage to Ground Potential-0.3V to 3.9V (V_{CC(MAX)} + 0.3V) DC Voltage Applied to Outputs in High-Z State $^{[4,\ 5]}$ -0.3V to 3.9V (V $_{\rm CC\ MAX}$ + 0.3V)

DC Input Voltage ^[4, 5] 0.3V to 3	$3.9V (V_{CC MAX} + 0.3V)$
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

Operating Range

Device	Range	Ambient Temperature	V cc ^[6]
CY62137EV30-45LL	Industrial	-40°C to +85°C	2.2V to 3.6V

Electrical Characteristics Over the Operating Range

		Test Conditions			45 ns		
Parameter	Description			Min.	Typ. ^[7]	Max.	Unit
V _{OH}	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$	V _{CC} = 2.20V	2.0			V
		$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 2.70V$	2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	V _{CC} = 2.20V			0.4	V
		I _{OL} = 2.1mA	$V_{CC} = 2.70V$			0.4	V
V _{IH}	Input HIGH Voltage	$V_{CC} = 2.2V \text{ to } 2.7V$	/	1.8		V _{CC} + 0.3	V
		$V_{CC} = 2.7V \text{ to } 3.6V$	'	2.2		V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage	V _{CC} = 2.2V to 2.7V V _{CC} = 2.7V to 3.6V		-0.3		0.6	V
				-0.3		0.8	V
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1		+1	μΑ
l _{OZ}	Output Leakage Current	$GND \leq V_{O} \leq V_{CC}, C$	Output Disabled	-1		+1	μΑ
I _{CC}	V _{CC} Operating Supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$		15	20	mA
	Current	f = 1 MHz	I _{OUT} = 0 mA CMOS levels		2.0	2.5	
I _{SB1}	Automatic CE Power-down Current — CMOS Inputs	$\begin{tabular}{l l l l l l l l l l l l l l l l l l l $			1	7	μΑ
I _{SB2}	Automatic CE Power-down Current — CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V or CE}_2 \le 0.2 \text{V}, \\ \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V or V}_{\text{IN}} \le 0.2 \text{V}, \\ \text{f} = 0, \text{V}_{\text{CC}} = 3.60 \text{V}$			1	7	μΑ

- 4. $V_{IL(min.)} = -2.0V$ for pulse durations less than 20 ns.

- 1. V_{IL(min.)} = 2.5 v to pulse durations less than 20ns.
 5. V_{IH(min.)} = V_{CC}+0.75V for pulse durations less than 20ns.
 6. Full Device AC operation assumes a 100 μs ramp time from 0 to Vcc(min) and 200 μs wait time after V_{CC} stabilization.
 7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25°C.




Capacitance (for all packages)^[8]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

Thermal Resistance

Parameter	Description	Description Test Conditions		TSOP II	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient) ^[8]	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	77	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case) ^[8]		10	13	°C/W

AC Test Loads and Waveforms




Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V_{TH}	1.20	1.75	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. ^[7]	Max.	Unit
V_{DR}	V _{CC} for Data Retention		1			V
I _{CCDR}	Data Retention Current	$\begin{split} &\frac{V_{CC}}{CE} = 1V\\ &CE \geq V_{CC} - 0.2V,\\ &V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V \end{split}$		0.8	3	μΑ
t _{CDR} ^[8]	Chip Deselect to Data Retention Time		0			ns
t _R ^[9]	Operation Recovery Time		t _{RC}			ns

Data Retention Waveform^[10]



- 8. Tested initially and after any design or process changes that may affect these parameters.
 9. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} ≥ 100 μs or stable at V_{CC(min.)} ≥ 100 μs.



Switching Characteristics Over the Operating Range [11]

		45	ns		
Parameter	Description	Min.	Max.	Unit	
Read Cycle		-	1	•	
t _{RC}	Read Cycle Time	45		ns	
t _{AA}	Address to Data Valid		45	ns	
t _{OHA}	Data Hold from Address Change	10		ns	
t _{ACE}	CE LOW to Data Valid		45	ns	
t _{DOE}	OE LOW to Data Valid		22	ns	
t _{LZOE}	OE LOW to LOW Z ^[12]	5		ns	
t _{HZOE}	OE HIGH to High Z ^[12, 13]		18	ns	
t _{LZCE}	CE LOW to Low Z ^[12]	10		ns	
t _{HZCE}	CE HIGH to High Z ^[12, 13]		18	ns	
t _{PU}	CE LOW to Power-Up	0		ns	
t _{PD}	CE HIGH to Power-Down		45	ns	
t _{DBE}	BLE/BHE LOW to Data Valid		45	ns	
t _{LZBE}	BLE/BHE LOW to Low Z ^[12]	5		ns	
t _{HZBE}	BLE/BHE HIGH to HIGH Z ^[12, 13]		18	ns	
Write Cycle ^[14]	•	•		•	
t _{WC}	Write Cycle Time	45		ns	
t _{SCE}	CE LOW to Write End	35		ns	
t _{AW}	Address Set-Up to Write End	35		ns	
t _{HA}	Address Hold from Write End	0		ns	
t _{SA}	Address Set-Up to Write Start	0		ns	
t _{PWE}	WE Pulse Width	35		ns	
t _{BW}	BLE/BHE LOW to Write End	35		ns	
t _{SD}	Data Set-Up to Write End	25		ns	
t _{HD}	Data Hold from Write End	0		ns	
t _{HZWE}	WE LOW to High-Z ^[12, 13]		18	ns	
t _{LZWE}	WE HIGH to Low-Z ^[12]	10		ns	

^{10.} BHE.BLE is the AND of both BHE and BLE. The chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.

11. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of V_{CC(typ.)}/2, input pulse levels of 0 to V_{CC(typ.)}, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" section.


12. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZOE}, and t_{HZWE} for any given device.

thzoe: thzee: and thzwe transitions are measured when the outputs enter a high- impedance state.
 the high- impedance state.
 the internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates




Switching Waveforms

Read Cycle 1 (Address Transition Controlled)^[15, 16]



Read Cycle No. 2 (OE Controlled)[16, 17]




- 17. Address valid prior to or coincident with $\overline{\text{CE}}$ and $\overline{\text{BHE}}$, $\overline{\text{BLE}}$ transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (WE Controlled)[14, 18, 19]



Write Cycle No. 2 (CE Controlled)[14, 18, 19]



18. Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$.


19. If $\overline{\text{CE}}$ goes HIGH simultaneously with WE = V_{IH}, the output remains in a high-impedance state.

20. During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[19]



Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[19]





Truth Table

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Χ	High Z	Deselect/Power-down	Standby (I _{SB})
Х	Х	Х	Н	Н	High Z	Deselect/Power-down	Standby (I _{SB})
L	Н	L	L	L	Data Out (I/O _O -I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data Out (I/O _O -I/O ₇); I/O ₈ -I/O ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	L	Н	High Z	Output Disabled	Active (I _{CC})
L	L	Х	L	L	Data In (I/O _O -I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data In (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data In (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write	Active (I _{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62137EV30LL-45BVXI	51-85150	48-ball Very Fine Pitch BGA (6 mm × 8mm × 1 mm) (Pb-free)	Industrial
45	CY62137EV30LL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	





Package Diagrams

48-pin VFBGA (6 x 8 x 1 mm) (51-85150)



TOP VIEW






51-85150-*D





Package Diagrams (continued)


44-Pin TSOP II (51-85087)

D[MENSION IN MM (INCH)









MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	203720	See ECN	AJU	New Data Sheet
*A	234196	See ECN	AJU	Changed I $_{CC}$ MAX at f=1MHz from 1.7 mA to 2.0 mA Changed I $_{CC}$ TYP from 12 mA (35 ns speed bin) and 10 mA (45 ns speed bin) to 15 mA and 12 mA respectively Changed I $_{CC}$ MAX from 20 mA (35 ns speed bin) and 15 mA (45 ns speed bin) to 25 mA and 20 mA respectively Changed I $_{SB1}$ and I $_{SB2}$ TYP from 0.6 μ A to 0.7 μ A Changed I $_{SB1}$ and I $_{SB2}$ MAX from 1.5 μ A to 2.5 μ A Changed I $_{CCDR}$ from 1 μ A to 2 μ A Fixed typos on TSOP II pinout: Pin 18-22: address lines Pin 23: NC Added Pb-free information
*B	427817	See ECN	NXR	Converted from Advanced Information to Final. Removed 35 ns Speed Bin Removed "L" version Changed ball E3 from DNU to NC. Removed the redundant footnote on DNU. Moved Product Portfolio from Page # 3 to Page #2. Changed I_{CC} (Max) value from 2 mA to 2.5 mA and I_{CC} (Typ) value from 1.5 mA to 2 mA at f=1 MHz Changed I_{CC} (Typ) value from 12 mA to 15 mA at f = f_{max} =1/ t_{RC} Changed I_{SB1} and I_{SB2} Typ. values from 0.7 μ A to 1 μ A and Max. values frod 2.5 μ A to 7 μ A. Changed I_{CC} stabilization time in footnote #7 from 100 μ s to 200 μ s Changed I_{CC} stabilization time in footnote #7 from 50pF to 30pF on Page# 4 Changed I_{CDR} from 1.5V to 1V on Page# 4. Changed I_{CCDR} from 2 μ A to 3 μ A. Added I_{CCDR} typical value. Corrected I_{R} in Data Retention Characteristics from 100 μ s to I_{RC} ns Changed I_{CDE} from 6 ns to 5 ns Changed I_{CDE} from 3 ns to 5 ns Changed I_{CDE} from 3 ns to 5 ns Changed I_{CDE} from 3 ns to 5 ns Changed I_{CDE} from 30 ns to 35 ns Changed I_{CDE} from 30 ns to 35 ns Changed I_{CDE} from 20 ns to 25 ns Updated the Ordering Information table and replaced the Package Name