



## 36-Mbit (1M x 36/2Mx 18) Pipelined DCD Sync SRAM

### Features

- Supports bus operation up to 250 MHz
- Available speed grades are 250, 200, and 167 MHz
- Registered inputs and outputs for pipelined operation
- Optimal for performance (Double-Cycle deselect)
- Depth expansion without wait state
- 3.3V core power supply
- 2.5V/3.3V I/O power supply
- Fast clock-to-output times
  - 2.6 ns (for 250-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- CY7C1444AV33, CY7C1445AV33 available in JEDEC-standard lead-free 100-pin TQFP package and lead-free and non-lead-free 165-ball FBGA package
- IEEE 1149.1 JTAG-compatible Boundary Scan
- “ZZ” Sleep Mode Option

### Functional Description<sup>[1]</sup>

The CY7C1444AV33/CY7C1445AV33 SRAM integrates 1M x 36/2M x 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE<sub>1</sub>), depth-expansion Chip Enables (CE<sub>2</sub> and CE<sub>3</sub>), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW<sub>X</sub> and BWE), and Global Write (GW). Asynchronous inputs include the Output Enable (OE) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to four bytes wide as controlled by the byte write control inputs. GW active LOW causes all bytes to be written. This device incorporates an additional pipelined enable register which delays turning off the output buffers an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.

The CY7C1444AV33/CY7C1445AV33 operates from a +3.3V core power supply while all outputs operate with a +3.3V or a +2.5V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.


### Selection Guide

	250 MHz	200 MHz	167 MHz	Unit
Maximum Access Time	2.6	3.2	3.4	ns
Maximum Operating Current	475	425	375	mA
Maximum CMOS Standby Current	120	120	120	mA


**Note:**

1. For best-practices recommendations, please refer to the Cypress application note *System Design Guidelines* on [www.cypress.com](http://www.cypress.com).

**Logic Block Diagram – CY7C1444AV33 (1M x 36)**



**Logic Block Diagram – CY7C1445AV33 (2M x 18)**





**Pin Configurations** (continued)

**165-ball FBGA (15 x 17 x 1.4 mm) Pinout**  
**CY7C1444AV33 (1M x 36)**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	NC/288M	A	$\overline{CE}_1$	$\overline{BW}_C$	$\overline{BW}_B$	$\overline{CE}_3$	$\overline{BWE}$	$\overline{ADSC}$	$\overline{ADV}$	A	NC
<b>B</b>	NC/144M	A	$CE_2$	$\overline{BW}_D$	$\overline{BW}_A$	CLK	$\overline{GW}$	$\overline{OE}$	$\overline{ADSP}$	A	NC/576M
<b>C</b>	DQP <sub>C</sub>	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC/1G	DQP <sub>B</sub>
<b>D</b>	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
<b>E</b>	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
<b>F</b>	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
<b>G</b>	DQ <sub>C</sub>	DQ <sub>C</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
<b>H</b>	NC	NC	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
<b>J</b>	DQ <sub>D</sub>	DQ <sub>D</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
<b>K</b>	DQ <sub>D</sub>	DQ <sub>D</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
<b>L</b>	DQ <sub>D</sub>	DQ <sub>D</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
<b>M</b>	DQ <sub>D</sub>	DQ <sub>D</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	DQ <sub>A</sub>
<b>N</b>	DQP <sub>D</sub>	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	A	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQP <sub>A</sub>
<b>P</b>	NC	NC/72M	A	A	TDI	A1	TDO	A	A	A	A
<b>R</b>	MODE	A	A	A	TMS	A0	TCK	A	A	A	A

**CY7C1445AV33 (2M x 18)**

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	NC/288M	A	$\overline{CE}_1$	$\overline{BW}_B$	NC	$\overline{CE}_3$	$\overline{BWE}$	$\overline{ADSC}$	$\overline{ADV}$	A	A
<b>B</b>	NC/144M	A	$CE_2$	NC	$\overline{BW}_A$	CLK	$\overline{GW}$	$\overline{OE}$	$\overline{ADSP}$	A	NC/576M
<b>C</b>	NC	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC/1G	DQP <sub>A</sub>
<b>D</b>	NC	DQ <sub>B</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ <sub>A</sub>
<b>E</b>	NC	DQ <sub>B</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ <sub>A</sub>
<b>F</b>	NC	DQ <sub>B</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ <sub>A</sub>
<b>G</b>	NC	DQ <sub>B</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ <sub>A</sub>
<b>H</b>	NC	NC	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
<b>J</b>	DQ <sub>B</sub>	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	NC
<b>K</b>	DQ <sub>B</sub>	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	NC
<b>L</b>	DQ <sub>B</sub>	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	NC
<b>M</b>	DQ <sub>B</sub>	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ <sub>A</sub>	NC
<b>N</b>	DQP <sub>B</sub>	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	A	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC
<b>P</b>	NC	NC/72M	A	A	TDI	A1	TDO	A	A	A	A
<b>R</b>	MODE	A	A	A	TMS	A0	TCK	A	A	A	A

**Pin Definitions** (continued)

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input-Synchronous	<b>Address Inputs used to select one of the address locations.</b> Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE <sub>1</sub> , CE <sub>2</sub> , and CE <sub>3</sub> are sampled active. A1: A0 are fed to the two-bit counter.
$\overline{BW}_A$ , $\overline{BW}_B$ $\overline{BW}_C$ , $\overline{BW}_D$	Input-Synchronous	<b>Byte Write Select Inputs, active LOW.</b> Qualified with $\overline{BWE}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input-Synchronous	<b>Global Write Enable Input, active LOW.</b> When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on $\overline{BW}_X$ and BWE).
$\overline{BWE}$	Input-Synchronous	<b>Byte Write Enable Input, active LOW.</b> Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input-Clock	<b>Clock Input.</b> Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input-Synchronous	<b>Chip Enable 1 Input, active LOW.</b> Sampled on the rising edge of CLK. Used in conjunction with CE <sub>2</sub> and CE <sub>3</sub> to select/deselect the device. ADSP is ignored if CE <sub>1</sub> is HIGH. CE <sub>1</sub> is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input-Synchronous	<b>Chip Enable 2 Input, active HIGH.</b> Sampled on the rising edge of CLK. Used in conjunction with CE <sub>1</sub> and CE <sub>3</sub> to select/deselect the device. CE <sub>2</sub> is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input-Synchronous	<b>Chip Enable 3 Input, active LOW.</b> Sampled on the rising edge of CLK. Used in conjunction with CE <sub>1</sub> and CE <sub>2</sub> to select/deselect the device. Not connected for BGA. Where referenced, CE <sub>3</sub> is assumed active throughout this document for BGA. CE <sub>3</sub> is sampled only when a new external address is loaded.
OE	Input-Asynchronous	<b>Output Enable, asynchronous input, active LOW.</b> Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, DQ pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input-Synchronous	<b>Advance Input signal, sampled on the rising edge of CLK, active LOW.</b> When asserted, it automatically increments the address in a burst cycle.
ADSP	Input-Synchronous	<b>Address Strobe from Processor, sampled on the rising edge of CLK, active LOW.</b> When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ADSP is ignored when CE <sub>1</sub> is deasserted HIGH.
ADSC	Input-Synchronous	<b>Address Strobe from Controller, sampled on the rising edge of CLK, active LOW.</b> When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input-Asynchronous	<b>ZZ “sleep” Input, active HIGH.</b> When asserted HIGH places the device in a non-time-critical “sleep” condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs, DQPs	I/O-Synchronous	<b>Bidirectional Data I/O lines.</b> As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP <sub>X</sub> are placed in a tri-state condition.
V <sub>DD</sub>	Power Supply	<b>Power supply inputs to the core of the device.</b>
V <sub>SS</sub>	Ground	<b>Ground for the core of the device.</b>
V <sub>SSQ</sub>	I/O Ground	<b>Ground for the I/O circuitry.</b>
V <sub>DDQ</sub>	I/O Power Supply	<b>Power supply for the I/O circuitry.</b>
MODE	Input-Static	<b>Selects Burst Order.</b> When tied to GND selects linear burst sequence. When tied to V <sub>DD</sub> or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
TDO	JTAG serial output Synchronous	<b>Serial data-out to the JTAG circuit.</b> Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be disconnected. This pin is not available on TQFP packages.

## Pin Definitions (continued)

Name	I/O	Description
TDI	JTAG serial input Synchronous	<b>Serial data-In to the JTAG circuit.</b> Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to $V_{DD}$ . This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	<b>Serial data-In to the JTAG circuit.</b> Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to $V_{DD}$ . This pin is not available on TQFP packages.
TCK	JTAG- Clock	<b>Clock input to the JTAG circuitry.</b> If the JTAG feature is not being utilized, this pin must be connected to $V_{SS}$ . This pin is not available on TQFP packages.
NC	–	<b>No Connects.</b> Not internally connected to the die.
NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	–	<b>No Connects.</b> Not internally connected to the die. 72M, 144M, 288M, 576M and 1G are address expansion pins are not internally connected to the die.

## Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1444AV33/CY7C1445AV33 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select ( $BW_X$ ) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Synchronous Chip Selects  $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$  and an asynchronous Output Enable ( $\overline{OE}$ ) provide for easy bank selection and output tri-state control.  $\overline{ADSP}$  is ignored if  $\overline{CE}_1$  is HIGH.

### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{ADSP}$  or  $\overline{ADSC}$  is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH.  $\overline{ADSP}$  is ignored if  $\overline{CE}_1$  is HIGH. The address presented to the address inputs is stored into the address advancement logic and the Address Register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within  $t_{CO}$  if  $\overline{OE}$  is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the

outputs are controlled by the  $\overline{OE}$  signal. Consecutive single read cycles are supported.

The CY7C1444AV33/CY7C1445AV33 is a double-cycle deselect part. Once the SRAM is deselected at clock rise by the chip select and either  $\overline{ADSP}$  or  $\overline{ADSC}$  signals, its output will tri-state immediately after the next clock rise.

### Single Write Accesses Initiated by $\overline{ADSP}$

This access is initiated when both of the following conditions are satisfied at clock rise: (1)  $\overline{ADSP}$  is asserted LOW, and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The write signals (GW, BWE, and  $BW_X$ ) and ADV inputs are ignored during this first cycle.

$\overline{ADSP}$  triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the  $DQ_X$  inputs is written into the corresponding address location in the memory core. If GW is HIGH, then the write operation is controlled by BWE and  $BW_X$  signals. The CY7C1444AV33/CY7C1445AV33 provides byte write capability that is described in the Write Cycle Description table. Asserting the Byte Write Enable input (BWE) with the selected Byte Write input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1444AV33/CY7C1445AV33 is a common I/O device, the Output Enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ are automatically tri-stated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .

### Single Write Accesses Initiated by $\overline{ADSC}$

$\overline{ADSC}$  write accesses are initiated when the following conditions are satisfied: (1)  $\overline{ADSC}$  is asserted LOW, (2)  $\overline{ADSP}$  is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and  $BW_X$ ) are asserted active to conduct a write to the desired byte(s).  $\overline{ADSC}$  triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while



being delivered to the memory core. The  $\overline{ADV}$  input is ignored during this cycle. If a global write is conducted, the data presented to the  $DQ_X$  is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1444AV33/CY7C1445AV33 is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the  $DQ_X$  inputs. Doing so will tri-state the output drivers. As a safety precaution,  $DQ_X$  are automatically tri-stated whenever a write cycle is detected, regardless of the state of OE.

**Burst Sequences**

The CY7C1444AV33/CY7C1445AV33 provides a two-bit wraparound counter, fed by  $A_{[1:0]}$ , that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input. Both read and write burst operations are supported.

Asserting  $\overline{ADV}$  LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

**Sleep Mode**

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation “sleep” mode. Two

clock cycles are required to enter into or exit from this “sleep” mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the “sleep” mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the “sleep” mode. CEs, ADSP, and ADSC must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

**Interleaved Burst Address Table (MODE = Floating or  $V_{DD}$ )**

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

**Linear Burst Address Table (MODE = GND)**

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

**ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max.	Unit
$I_{DDZZ}$	Sleep mode standby current	$ZZ \geq V_{DD} - 0.2V$		100	mA
$t_{ZZS}$	Device operation to ZZ	$ZZ \geq V_{DD} - 0.2V$		$2t_{CYC}$	ns
$t_{ZZREC}$	ZZ recovery time	$ZZ \leq 0.2V$	$2t_{CYC}$		ns
$t_{ZZI}$	ZZ Active to sleep current	This parameter is sampled		$2t_{CYC}$	ns
$t_{RZZI}$	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns

Truth Table<sup>[2, 3, 4, 5, 6, 7]</sup>

Operation	Add. Used	$\overline{CE}_1$	$CE_2$	$\overline{CE}_3$	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselect Cycle, Power Down	None	H	X	X	L	X	L	X	X	X	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	X	L	L	X	X	X	X	L-H	Tri-State
Deselect Cycle, Power Down	None	L	X	H	L	L	X	X	X	X	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	X	L	H	L	X	X	X	L-H	Tri-State
Deselect Cycle, Power Down	None	L	X	H	L	H	L	X	X	X	L-H	Tri-State
Sleep Mode, Power Down	None	X	X	X	H	X	X	X	X	X	X	Tri-State
Read Cycle, Begin Burst	External	L	H	L	L	L	X	X	X	L	L-H	Q
Read Cycle, Begin Burst	External	L	H	L	L	L	X	X	X	H	L-H	Tri-State
Write Cycle, Begin Burst	External	L	H	L	L	H	L	X	L	X	L-H	D
Read Cycle, Begin Burst	External	L	H	L	L	H	L	X	H	L	L-H	Q
Read Cycle, Begin Burst	External	L	H	L	L	H	L	X	H	H	L-H	Tri-State
Read Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	L	L-H	Q
Read Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	H	L-H	Tri-State
Read Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	L	L-H	Q
Read Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	H	L-H	Tri-State
Write Cycle, Continue Burst	Next	X	X	X	L	H	H	L	L	X	L-H	D
Write Cycle, Continue Burst	Next	H	X	X	L	X	H	L	L	X	L-H	D
Read Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	L	L-H	Q
Read Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	H	L-H	Tri-State
Read Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	L	L-H	Q
Read Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	H	L-H	Tri-State
Write Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	L	X	L-H	D
Write Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	L	X	L-H	D

Notes:

- X = "Don't Care." H = Logic HIGH, L = Logic LOW.
- WRITE = L when any one or more Byte Write enable signals and  $\overline{BWE} = L$  or  $\overline{GW} = L$ . WRITE = H when all Byte write enable signals,  $\overline{BWE}$ ,  $\overline{GW} = H$ .
- The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
- $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  are available only in the TQFP package. BGA package has only 2 chip selects  $\overline{CE}_1$  and  $CE_2$ .
- The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or  $\overline{BW}_x$ . Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
- OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are Tri-State when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



**Partial Truth Table for Read/Write<sup>[4,8]</sup>**

Function (CY7C1444AV33)	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_D$	$\overline{BW}_C$	$\overline{BW}_B$	$\overline{BW}_A$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	H	L	H	H	H	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	H	L	H	H	L	H
Write Bytes B, A	H	L	H	H	L	L
Write Byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	H	L	H	L	H	H
Write Bytes C, A	H	L	H	L	H	L
Write Bytes C, B	H	L	H	L	L	H
Write Bytes C, B, A	H	L	H	L	L	L
Write Byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	H	L	L	H	H	H
Write Bytes D, A	H	L	L	H	H	L
Write Bytes D, B	H	L	L	H	L	H
Write Bytes D, B, A	H	L	L	H	L	L
Write Bytes D, C	H	L	L	L	H	H
Write Bytes D, C, A	H	L	L	L	H	L
Write Bytes D, C, B	H	L	L	L	L	H
Write All Bytes	H	L	L	L	L	L
Write All Bytes	L	X	X	X	X	X

**Truth Table for Read/Write<sup>[4,8]</sup>**

Function (CY7C1445AV33)	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_B$	$\overline{BW}_A$
Read	H	H	X	X
Read	H	L	H	H
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	H	L	H	L
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	H	L	L	H
Write All Bytes	H	L	L	L
Write All Bytes	L	X	X	X

**Note:**

8. Table only lists a partial listing of the byte write combinations. Any Combination of  $\overline{BW}_x$  is valid Appropriate write will be done based on which byte write is active.

## IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1444AV33/CY7C1445AV33 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with the 1149.1 IEEE Standard 1149.1. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1444AV33/CY7C1445AV33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{DD}$  through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

### TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

### Test Access Port (TAP)

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

### TAP Controller Block Diagram



### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

### TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary “01” pattern to allow for fault isolation of the board-level serial test data path.

#### *Bypass Register*

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### *Boundary Scan Register*

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### *Identification (ID) Register*

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

### **TAP Instruction Set**

#### *Overview*

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### *IDCODE*

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### *SAMPLE Z*

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is given during the “Update IR” state.

#### *SAMPLE/PRELOAD*

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and  $\bar{CK}$  captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

#### *BYPASS*

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### *EXTEST*

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

#### *EXTEST OUTPUT BUS TRI-STATE*

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit# 89 (for 165-FBGA packages).When this scan cell, called the

“extest output bus tri-state”, is latched into the preload register during the “Update-DR” state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a High-Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the “Shift-DR” state. During “Update-DR”, the value loaded into that shift-register cell will latch into the preload

register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the “Test-Logic-Reset” state.

*Reserved*

These instructions are not implemented but are reserved for future use. Do not use these instructions.

### TAP Timing



### TAP AC Switching Characteristics Over the Operating Range<sup>[9,10]</sup>

Parameter	Description	Min.	Max.	Unit
<b>Clock</b>				
$t_{TCYC}$	TCK Clock Cycle Time	50		ns
$t_{TF}$	TCK Clock Frequency		20	MHz
$t_{TH}$	TCK Clock HIGH time	20		ns
$t_{TL}$	TCK Clock LOW time	20		ns
<b>Output Times</b>				
$t_{TDOV}$	TCK Clock LOW to TDO Valid		10	ns
$t_{TDOX}$	TCK Clock LOW to TDO Invalid	0		ns
<b>Set-up Times</b>				
$t_{TMSS}$	TMS Set-up to TCK Clock Rise	5		ns
$t_{TDIS}$	TDI Set-up to TCK Clock Rise	5		ns
$t_{CS}$	Capture Set-up to TCK Rise	5		ns
<b>Hold Times</b>				
$t_{TMSH}$	TMS Hold after TCK Clock Rise	5		ns
$t_{TDIH}$	TDI Hold after Clock Rise	5		ns
$t_{CH}$	Capture Hold after Clock Rise	5		ns

**Notes:**

- 9.  $t_{CS}$  and  $t_{CH}$  refer to the set-up and hold time requirements of latching data from the boundary scan register.
- 10. Test conditions are specified using the load in TAP AC test Conditions.  $t_p/t_f = 1$  ns.


### 3.3V TAP AC Test Conditions

Input pulse levels .....  $V_{SS}$  to 3.3V  
 Input rise and fall times ..... 1 ns  
 Input timing reference levels ..... 1.5V  
 Output reference levels ..... 1.5V  
 Test load termination supply voltage ..... 1.5V


### 2.5V TAP AC Test Conditions

Input pulse levels .....  $V_{SS}$  to 2.5V  
 Input rise and fall time ..... 1 ns  
 Input timing reference levels ..... 1.25V  
 Output reference levels ..... 1.25V  
 Test load termination supply voltage ..... 1.25V

### 3.3V TAP AC Output Load Equivalent



### 2.5V TAP AC Output Load Equivalent



### TAP DC Electrical Characteristics And Operating Conditions

( $0^{\circ}\text{C} < T_A < +70^{\circ}\text{C}$ ;  $V_{DD} = 3.135\text{V}$  to  $3.6\text{V}$  unless otherwise noted)<sup>[11]</sup>

Parameter	Description	Test Conditions	Min.	Max.	Unit
$V_{OH1}$	Output HIGH Voltage	$I_{OH} = -4.0\text{ mA}$ , $V_{DDQ} = 3.3\text{V}$	2.4		V
		$I_{OH} = -1.0\text{ mA}$ , $V_{DDQ} = 2.5\text{V}$	2.0		V
$V_{OH2}$	Output HIGH Voltage	$I_{OH} = -100\text{ }\mu\text{A}$ , $V_{DDQ} = 3.3\text{V}$	2.9		V
		$I_{OH} = -100\text{ }\mu\text{A}$ , $V_{DDQ} = 2.5\text{V}$	2.1		V
$V_{OL1}$	Output LOW Voltage	$I_{OL} = 8.0\text{ mA}$ , $V_{DDQ} = 3.3\text{V}$		0.4	V
		$I_{OL} = 1.0\text{ mA}$ , $V_{DDQ} = 2.5\text{V}$		0.4	V
$V_{OL2}$	Output LOW Voltage	$I_{OL} = 100\text{ }\mu\text{A}$ , $V_{DDQ} = 3.3\text{V}$		0.2	V
		$I_{OL} = 100\text{ }\mu\text{A}$ , $V_{DDQ} = 2.5\text{V}$		0.2	V
$V_{IH}$	Input HIGH Voltage	$V_{DDQ} = 3.3\text{V}$	2.0	$V_{DD} + 0.3$	V
		$V_{DDQ} = 2.5\text{V}$	1.7	$V_{DD} + 0.3$	V
$V_{IL}$	Input LOW Voltage	$V_{DDQ} = 3.3\text{V}$	-0.5	0.7	V
		$V_{DDQ} = 2.5\text{V}$	-0.3	0.7	V
$I_X$	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$	-5	5	$\mu\text{A}$

**Note:**

11. All voltages referenced to  $V_{SS}$  (GND).

### Identification Register Definitions

Instruction Field	CY7C1444AV33	CY7C1445AV33	Description
Revision Number (31:29)	000	000	Describes the version number.
Device Depth (28:24) <sup>[12]</sup>	01011	01011	Reserved for Internal Use
Architecture/Memory Type (23:18)	000110	000110	Defines memory type and architecture
Bus Width/Density(17:12)	100111	010111	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register.

### Scan Register Sizes

Register Name	Bit Size (x18)	Bit Size(X36)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (165-ball FBGA package)	89	89

### Identification Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

**Note:**

12. Bit #24 is "1" in the ID Register Definitions for both 2.5V and 3.3V versions of this device.



**165-ball FBGA Boundary Scan Order<sup>[13,14]</sup>**

**CY7C1444AV33 (1M x 36), CY7C1445AV33 (2M x 18)**

Bit #	Ball ID	Bit #	Ball ID	Bit #	Ball ID	Bit #	Ball ID
1	N6	26	E11	51	A3	76	N1
2	N7	27	D11	52	A2	77	N2
3	N10	28	G10	53	B2	78	P1
4	P11	29	F10	54	C2	79	R1
5	P8	30	E10	55	B1	80	R2
6	R8	31	D10	56	A1	81	P3
7	R9	32	C11	57	C1	82	R3
8	P9	33	A11	58	D1	83	P2
9	P10	34	B11	59	E1	84	R4
10	R10	35	A10	60	F1	85	P4
11	R11	36	B10	61	G1	86	N5
12	H11	37	A9	62	D2	87	P6
13	N11	38	B9	63	E2	88	R6
14	M11	39	C10	64	F2	89	Internal
15	L11	40	A8	65	G2		
16	K11	41	B8	66	H1		
17	J11	42	A7	67	H3		
18	M10	43	B7	68	J1		
19	L10	44	B6	69	K1		
20	K10	45	A6	70	L1		
21	J10	46	B5	71	M1		
22	H9	47	A5	72	J2		
23	H10	48	A4	73	K2		
24	G11	49	B4	74	L2		
25	F11	50	B3	75	M2		

**Notes:**

- 13. Balls which are NC (No Connect) are Pre-Set LOW.
- 14. Bit# 89 is Pre-Set HIGH.

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature ..... -65°C to +150°C
- Ambient Temperature with Power Applied..... -55°C to +125°C
- Supply Voltage on V<sub>DD</sub> Relative to GND..... -0.5V to +4.6V
- Supply Voltage on V<sub>DDQ</sub> Relative to GND ..... -0.5V to +V<sub>DD</sub>
- DC Voltage Applied to Outputs in Tri-State..... -0.5V to V<sub>DDQ</sub> + 0.5V

- DC Input Voltage ..... -0.5V to V<sub>DD</sub> + 0.5V
- Current into Outputs (LOW)..... 20 mA
- Static Discharge Voltage..... > 2001V (per MIL-STD-883, Method 3015)
- Latch-up Current..... > 200 mA

**Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V -5%/+10%	2.5V -5% to V <sub>DD</sub>
Industrial	-40°C to +85°C		

**Electrical Characteristics** Over the Operating Range <sup>[15, 16]</sup>

**DC Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>DD</sub>	Power Supply Voltage		3.135	3.6	V
V <sub>DDQ</sub>	I/O Supply Voltage	for 3.3V I/O	3.135	V <sub>DD</sub>	V
		for 2.5V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3V I/O, I <sub>OH</sub> = -4.0 mA	2.4		V
		for 2.5V I/O, I <sub>OH</sub> = -1.0 mA	2.0		V
V <sub>OL</sub>	Output LOW Voltage	for 3.3V I/O, I <sub>OL</sub> = 8.0 mA		0.4	V
		for 2.5V I/O, I <sub>OL</sub> = 1.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[15]</sup>	for 3.3V I/O	2.0	V <sub>DD</sub> + 0.3V	V
		for 2.5V I/O	1.7	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[15]</sup>	for 3.3V I/O	-0.3	0.8	V
		for 2.5V I/O	-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub>	-5	5	μA
	Input Current of MODE	Input = V <sub>SS</sub>	-30		μA
		Input = V <sub>DD</sub>		5	μA
	Input Current of ZZ	Input = V <sub>SS</sub>	-5		μA
Input = V <sub>DD</sub>			30	μA	
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub> , Output Disabled	-5	5	μA
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply Current	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	4-ns cycle, 250 MHz	475	mA
			5-ns cycle, 200 MHz	425	mA
			6-ns cycle, 167 MHz	375	mA
I <sub>SB1</sub>	Automatic CE Power-down Current—TTL Inputs	V <sub>DD</sub> = Max, Device Deselected, V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>		225	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	V <sub>DD</sub> = Max, Device Deselected, V <sub>IN</sub> ≤ 0.3V or V <sub>IN</sub> ≥ V <sub>DDQ</sub> - 0.3V, f = 0		120	mA
I <sub>SB3</sub>	Automatic CE Power-down Current—CMOS Inputs	V <sub>DD</sub> = Max, Device Deselected, or V <sub>IN</sub> ≤ 0.3V or V <sub>IN</sub> ≥ V <sub>DDQ</sub> - 0.3V, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>		200	mA
I <sub>SB4</sub>	Automatic CE Power-down Current—TTL Inputs	V <sub>DD</sub> = Max, Device Deselected, V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = 0		135	mA

**Notes:**

- 15. Overshoot: V<sub>IH</sub>(AC) < V<sub>DD</sub> + 1.5V (Pulse width less than t<sub>CYC</sub>/2), undershoot: V<sub>IL</sub>(AC) > -2V (Pulse width less than t<sub>CYC</sub>/2).
- 16. T<sub>Power-up</sub>: Assumes a linear ramp from 0V to V<sub>DD</sub>(min.) within 200 ms. During this time V<sub>IH</sub> < V<sub>DD</sub> and V<sub>DDQ</sub> ≤ V<sub>DD</sub>.

### Capacitance<sup>[17]</sup>


Parameter	Description	Test Conditions	100 TQFP Max.	165 FBGA Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}$ , $f = 1\text{ MHz}$ , $V_{DD} = 3.3\text{V}$ $V_{DDQ} = 2.5\text{V}$	6.5	7	pF
$C_{CLK}$	Clock Input Capacitance		3	7	pF
$C_{I/O}$	Input/Output Capacitance		5.5	6	pF

### Thermal Resistance<sup>[17]</sup>


Parameter	Description	Test Conditions	100 TQFP Package	165 FBGA Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51.	25.21	20.8	$^\circ\text{C/W}$
$\Theta_{JC}$	Thermal Resistance (Junction to Case)		2.28	3.2	$^\circ\text{C/W}$

### AC Test Loads and Waveforms

#### 3.3V I/O Test Load



#### 2.5V I/O Test Load



**Note:**

17. Tested initially and after any design or process change that may affect these parameters.

**Switching Characteristics** Over the Operating Range<sup>[22, 23]</sup>

Parameter	Description	-250		-200		-167		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>POWER</sub>	V <sub>DD</sub> (Typical) to the first Access <sup>[18]</sup>	1		1		1		ms
<b>Clock</b>								
t <sub>CYC</sub>	Clock Cycle Time	4.0		5		6		ns
t <sub>CH</sub>	Clock HIGH	1.5		2.0		2.4		ns
t <sub>CL</sub>	Clock LOW	1.5		2.0		2.4		ns
<b>Output Times</b>								
t <sub>CO</sub>	Data Output Valid After CLK Rise		2.6		3.2		3.4	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.0		1.5		1.5		ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[19, 20, 21]</sup>	1.0		1.3		1.5		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[19, 20, 21]</sup>		2.6		3.0		3.4	ns
t <sub>OEV</sub>	$\overline{OE}$ LOW to Output Valid		2.6		3.0		3.4	ns
t <sub>OELZ</sub>	$\overline{OE}$ LOW to Output Low-Z <sup>[19, 20, 21]</sup>	0		0		0		ns
t <sub>OEHZ</sub>	$\overline{OE}$ HIGH to Output High-Z <sup>[19, 20, 21]</sup>		2.6		3.0		3.4	ns
<b>Set-up Times</b>								
t <sub>AS</sub>	Address Set-up Before CLK Rise	1.2		1.4		1.5		ns
t <sub>ADS</sub>	$\overline{ADSC}$ , $\overline{ADSP}$ Set-up Before CLK Rise	1.2		1.4		1.5		ns
t <sub>ADVS</sub>	$\overline{ADV}$ Set-up Before CLK Rise	1.2		1.4		1.5		ns
t <sub>WES</sub>	$\overline{GW}$ , $\overline{BWE}$ , $\overline{BW}_X$ Set-up Before CLK Rise	1.2		1.4		1.5		ns
t <sub>DS</sub>	Data Input Set-up Before CLK Rise	1.2		1.4		1.5		ns
t <sub>CES</sub>	Chip Enable Set-Up Before CLK Rise	1.2		1.4		1.5		ns
<b>Hold Times</b>								
t <sub>AH</sub>	Address Hold After CLK Rise	0.3		0.4		0.5		ns
t <sub>ADH</sub>	$\overline{ADSP}$ , $\overline{ADSC}$ Hold After CLK Rise	0.3		0.4		0.5		ns
t <sub>ADVH</sub>	$\overline{ADV}$ Hold After CLK Rise	0.3		0.4		0.5		ns
t <sub>WEH</sub>	$\overline{GW}$ , $\overline{BWE}$ , $\overline{BW}_X$ Hold After CLK Rise	0.3		0.4		0.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.3		0.4		0.5		ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.3		0.4		0.5		ns

**Notes:**

18. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub>(minimum) initially before a read or write operation can be initiated.

19. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.


20. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.

21. This parameter is sampled and not 100% tested.

22. Timing reference level is 1.5V when V<sub>DDQ</sub> = 3.3V and is 1.25V when V<sub>DDQ</sub> = 2.5V.

23. Test conditions shown in (a) of AC Test Loads unless otherwise noted.


**Switching Waveforms**  
**Read Cycle Timing<sup>[24]</sup>**



**Note:**

24. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH.

**Switching Waveforms**  
**Write Cycle Timing<sup>[24, 25]</sup>**




**Note:**  
 25. Full width write can be initiated by either  $\overline{GW}$  LOW; or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW and  $\overline{BW}_x$  LOW.



## Switching Waveforms

### Read/Write Cycle Timing<sup>[24, 26, 27]</sup>




**Notes:**

- 26. The data bus (Q) remains in high-Z following a Write cycle, unless a new read access is initiated by  $\overline{ADSP}$  or  $\overline{ADSC}$ .
- 27. GW is HIGH.

### Switching Waveforms

#### ZZ Mode Timing<sup>[28,29]</sup>



**Notes:**

- 28. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.
- 29. DQs are in high-Z when exiting ZZ sleep mode.




**Ordering Information**

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit [www.cypress.com](http://www.cypress.com) for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1444AV33-167AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1445AV33-167AXC			
	CY7C1444AV33-167BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1445AV33-167BZC			
	CY7C1444AV33-167BZXC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free	
	CY7C1445AV33-167BZXC			
	CY7C1444AV33-167AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1445AV33-167AXI			
	CY7C1444AV33-167BZI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1445AV33-167BZI			
	CY7C1444AV33-167BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free	
	CY7C1445AV33-167BZXI			
200	CY7C1444AV33-200AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1445AV33-200AXC			
	CY7C1444AV33-200BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1445AV33-200BZC			
	CY7C1444AV33-200BZXC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free	
	CY7C1445AV33-200BZXC			
	CY7C1444AV33-200AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1445AV33-200AXI			
	CY7C1444AV33-200BZI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1445AV33-200BZI			
	CY7C1444AV33-200BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free	
	CY7C1445AV33-200BZXI			
250	CY7C1444AV33-250AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1445AV33-250AXC			
	CY7C1444AV33-250BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1445AV33-250BZC			
	CY7C1444AV33-250BZXC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free	
	CY7C1445AV33-250BZXC			
	CY7C1444AV33-250AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Industrial
	CY7C1445AV33-250AXI			
	CY7C1444AV33-250BZI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm)	
	CY7C1445AV33-250BZI			
	CY7C1444AV33-250BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free	
	CY7C1445AV33-250BZXI			

Package Diagrams

100-pin TQFP (14 x 20 x 1.4 mm) (51-85050)




- NOTE:
1. JEDEC STD REF MS-026
  2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH  
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE  
BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
  3. DIMENSIONS IN MILLIMETERS

51-85050-\*B

**Package Diagrams**

**165-ball FBGA (15 x 17 x 1.4 mm) (51-85165)**



51-85165-\*A

i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

Document Title: CY7C1444AV33/CY7C1445AV33 36-Mbit (1M x 36/2Mx 18) Pipelined DCD Sync SRAM				
Document Number: 38-05352				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	124419	03/04/03	CGM	New data sheet
*A	254910	See ECN	SYT	Part number changed from previous revision. New and old part number differ by the letter "A" Modified Functional Block diagrams Modified switching waveforms Added boundary scan information Added footnote #13 (32-Bit Vendor I.D Code changed) Added I <sub>DD</sub> , I <sub>X</sub> and I <sub>SB</sub> values in DC Electrical Characteristics Added t <sub>POWER</sub> specifications in Switching Characteristics table Removed 119 PBGA package Changed 165 FBGA package from BB165 (15 x 17 x 1.20 mm) to BB165C (15 x 17 x 1.40 mm)
*B	303533	See ECN	SYT	Changed the test condition from V <sub>DD</sub> = Min. to V <sub>DD</sub> = Max for V <sub>OL</sub> in the Electrical Characteristics table Replaced $\Theta_{JA}$ and $\Theta_{JC}$ from TBD to respective Thermal Values for All Packages on the Thermal Resistance Table Changed I <sub>DD</sub> from 450, 400 & 350 mA to 475, 425 & 375 mA for 250, 200 and 167 Mhz respectively Changed I <sub>SB1</sub> from 190, 180 and 170 mA to 225 mA for 250, 200 and 167 Mhz respectively Changed I <sub>SB2</sub> from 80 mA to 100 mA for all frequencies Changed I <sub>SB3</sub> from 180, 170 & 160 mA to 200 mA for 250, 200 and 167 MHz respectively Changed I <sub>SB4</sub> from 100 mA to 110 mA for all frequencies Changed C <sub>IN</sub> , C <sub>CLK</sub> and C <sub>I/O</sub> to 6.5, 3 and 5.5 pF from 5, 5 and 7 pF for TQFP Package Changed t <sub>CO</sub> from 3.0 to 3.2 ns and t <sub>DOH</sub> from 1.3 ns to 1.5 ns for 200 MHz Speed Bin Added lead-free information for 100-pin TQFP and 165 FBGA packages
*C	331778	See ECN	SYT	Modified Address Expansion balls in the pinouts for 165 FBGA Package as per JEDEC standards and updated the Pin Definitions accordingly Modified V <sub>OL</sub> , V <sub>OH</sub> test conditions Changed C <sub>IN</sub> , C <sub>CLK</sub> and C <sub>I/O</sub> to 7, 7 and 6 pF from 5, 5 and 7 pF for 165 FBGA Package Added Industrial Temperature Grades Changed I <sub>SB2</sub> and I <sub>SB4</sub> from 100 and 110 mA to 120 and 135 mA respectively Updated the Ordering Information by Shading and Unshading MPNs as per availability
*D	417509	See ECN	R XU	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed I <sub>X</sub> current value in MODE from -5 & 30 $\mu$ A to -30 & 5 $\mu$ A respectively and also Changed I <sub>X</sub> current value in ZZ from -30 & 5 $\mu$ A to -5 & 30 $\mu$ A respectively on page# 16 Modified test condition from V <sub>IH</sub> $\leq$ V <sub>DD</sub> to V <sub>IH</sub> < V <sub>DD</sub> Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Information table Replaced Package Diagram of 51-85050 from *A to *B
*E	473229	See ECN	VKN	Added the Maximum Rating for Supply Voltage on V <sub>DDQ</sub> Relative to GND Changed t <sub>TH</sub> , t <sub>TL</sub> from 25 ns to 20 ns and t <sub>TDOV</sub> from 5 ns to 10 ns in TAP AC Switching Characteristics table Updated the Ordering Information table.