

HM511002A Series

1,048,576-word x 1-bit CMOS Dynamic RAM

DESCRIPTION





The Hitachi HM511002A Series is a CMOS dynamic RAM organized 1,048,576-word x 1-bit. HM511002A has realized higher density, higher performance and various functions by employing 1.3 μm CMOS process technology and some new CMOS circuit design technologies. The HM511002A offers Static Column Mode as a high speed access mode.

Multiplexed address input permits the HM511002A to be packaged in standard 18-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

FEATURES

- High Speed
Access Time 60 ns/70 ns/80 ns/100 ns/120 ns (max)
- Low Power
Standby 11 mW
Active 495 mW/440 mW/385 mW/330 mW/275 mW
- Single 5V Supply ($\pm 10\%$)
- Static Column Mode Capability
- 512 Refresh Cycles (8 ms)
- 2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh

PIN OUT



PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₈	Refresh Address Input
D _{in}	Data Input
D _{out}	Data Output
RAS	Row Address Strobe
CS	Chip Select
WE	Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
TF*1	Test Function


Note: *1. TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than V_{CC} + 0.5V.

■ ORDERING INFORMATION

Part No.	Access Time	Package
HM511002AP-6	60 ns	300 mil 18-pin Plastic DIP (DP-18C)
HM511002AP-7	70 ns	
HM511002AP-8	80 ns	
HM511002AP-10	100 ns	
HM511002AP-12	120 ns	
HM511002AJP-6	60 ns	300 mil 20-pin Plastic SOJ (CP-20D)
HM511002AJP-7	70 ns	
HM511002AJP-8	80 ns	
HM511002AJP-10	100 ns	
HM511002AJP-12	120 ns	

Part No.	Access Time	Package
HM511002AZP-6	60 ns	400 mil 20-pin Plastic ZIP (ZP-20)
HM511002AZP-7	70 ns	
HM511002AZP-8	80 ns	
HM511002AZP-10	100 ns	
HM511002AZP-12	120 ns	

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Input High Voltage	V _{IH}	2.4	—	6.5	V	
Input Low Voltage	V _{IL}	-2.0	—	0.8	V	

Note: 1. All voltages referenced to V_{SS}.

• DC Electrical Characteristics (V_{CC} = 5V ± 10%, V_{SS} = 0V, T_A = 0 to +70°C)

Parameter	Symbol	HM511002A -6		HM511002A -7		HM511002A -8		HM511002A -10		HM511002A -12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	90	—	80	—	70	—	60	—	50	mA	RAS, CS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	—	2	—	2	mA	TTL Interface RAS, CS = V _{IH} D _{out} = High-Z	
		—	1	—	1	—	1	—	1	—	1		CMOS Interface RAS, CS ≥ V _{CC} - 0.2V D _{out} = High-Z	
Refresh Current	I _{CC3}	—	90	—	80	—	60	—	50	—	45	mA	RAS Only Refresh t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	—	5	—	5	mA	RAS = V _{IH} , CS = V _{IL} D _{out} = Enable	1
Refresh Current	I _{CC6}	—	80	—	70	—	60	—	50	—	40	mA	CS Before RAS Refresh, t _{RC} = Min	
Static Column Mode Current	I _{CC9}	—	80	—	70	—	60	—	50	—	40	mA	t _{SC} = Min	3
Input Leakage	I _{LI}	-10	10	-10	10	-10	10	-10	10	-10	10	μA	V _{IN} = 0 to +7V	
Output Leakage	I _{LO}	-10	10	-10	10	-10	10	-10	10	-10	10	μA	V _{out} = 0 to +7V, D _{out} = Disable	
Output Levels	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	I _{out} = -5 mA	
	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while RAS = V_{IL}.
 3. Address can be changed once or less while CS = V_{IH}.

• Capacitance (V_{CC} = 5V ± 10% T_A = 25°C)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance	Address, Data Input	C _{I1}	—	5	pF
	Clocks	C _{I2}	—	7	pF
Output Capacitance	Data Output	C _O	—	7	pF

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. CS = V_{IH} to disable D_{out}.



• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 17}

Test Conditions

Input Rise and Fall Times 5 ns
 Input Timing Reference Levels 0.8V, 2.4V
 Output Load 2 TTL Gates + C_L (100 pF)
 (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	120	—	130	—	160	—	190	—	220	—	ns	
RAS Precharge Time	t_{RP}	50	—	50	—	70	—	80	—	90	—	ns	
RAS Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CS Pulse Width	t_{SP}	20	10000	20	10000	25	10000	30	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASW}	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{AHW}	15	—	15	—	20	—	25	—	25	—	ns	
RAS to CS Delay Time	t_{RCD}	20	40	20	50	22	55	25	70	25	90	ns	8
RAS to Column Address Delay Time	t_{RAD}	15	30	15	35	17	40	20	50	20	65	ns	9
RAS Hold Time	t_{RSL}	20	—	20	—	25	—	30	—	30	—	ns	
CS Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	120	—	ns	
CS to RAS Pre-charge Time	t_{SRS}	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise to Fall)	t_r	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	8	—	8	—	8	—	8	—	8	ms	

Read Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t_{RAC}	—	60	—	70	—	80	—	100	—	120	ns	2, 3
Access Time from CS	t_{ACS}	—	20	—	20	—	25	—	30	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	50	—	55	ns	3, 5, 14
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to CS	t_{RCH}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t_{RRH}	10	—	10	—	10	—	10	—	10	—	ns	
Column Address to RAS Lead Time	t_{RAL}	30	—	35	—	40	—	50	—	55	—	ns	



HM511002A Series

Read Cycle (continued)

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
RAS to Column Address Hold Time	t _{AHR}	15	—	15	—	15	—	15	—	15	—	ns	16
Output Hold Time from Address	t _{AOH}	5	—	5	—	5	—	5	—	5	—	ns	
Output Buffer Turn-off Time	t _{OFF}	—	20	—	20	—	20	—	25	—	30	ns	6
Column Address Hold Time to RAS on Read	t _{AR}	60	—	70	—	80	—	100	—	120	—	ns	

Write Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	25	—	25	—	ns	
Write Command Hold Time to RS	t _{WCR}	55	—	65	—	75	—	95	—	115	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	15	—	15	—	20	—	ns	
Write Command to RAS Lead Time	t _{RWL}	20	—	20	—	25	—	25	—	30	—	ns	
Write Command to CS Lead Time	t _{CWL}	20	—	20	—	25	—	25	—	30	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	25	—	25	—	ns	11
Data-in Hold Time to RAS	t _{DHR}	55	—	65	—	75	—	95	—	115	—	ns	
Column Address Hold Time to RAS or Write	t _{AWR}	55	—	65	—	75	—	95	—	115	—	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	t _{RWC}	145	—	155	—	190	—	220	—	255	—	ns	
RAS to WE Delay Time	t _{RWD}	60	—	70	—	80	—	100	—	120	—	ns	10
CS to WE Delay Time	t _{CWD}	20	—	20	—	25	—	30	—	30	—	ns	10
Column Address to WE Delay Time	t _{AWD}	30	—	35	—	40	—	50	—	55	—	ns	10
Output Hold Time from WE	t _{WOH}	0	—	0	—	0	—	0	—	0	—	ns	



Refresh Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CS}}$ Setup Time ($\overline{\text{CS}}$ Before RAS Refresh)	t_{CSR}	10	—	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CS}}$ Hold Time ($\overline{\text{CS}}$ Before RAS Refresh)	t_{CHR}	15	—	15	—	20	—	20	—	25	—	ns	
RAS Precharge to $\overline{\text{CS}}$ Hold Time	t_{ZRH}	10	—	10	—	10	—	10	—	10	—	ns	

SC Mode Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
SC Mode Cycle Time	t_{SC}	35	—	40	—	45	—	55	—	60	—	ns	
SC Mode RAS Pulse Width	t_{RASC}	—	100000	—	100000	—	100000	—	100000	—	100000	ns	
RAS to Second $\overline{\text{WE}}$ Delay Time	t_{RSWD}	70	—	80	—	90	—	110	—	135	—	ns	
SC Mode $\overline{\text{CS}}$ Precharge Time	t_{SI}	10	—	10	—	10	—	10	—	15	—	ns	
Write Invalid Time	t_{WI}	10	—	10	—	10	—	10	—	15	—	ns	

SC Mode Read-Modify-Write and Mixed Cycle


Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
SC Mode Cycle Time on Read-Write	t_{SRW}	70	—	80	—	90	—	105	—	120	—	ns	12
Access Time from Previous $\overline{\text{WE}}$	t_{ALW}	—	65	—	75	—	85	—	100	—	115	ns	3, 13
Previous $\overline{\text{WE}}$ to Column Address Delay Time	t_{LWAD}	20	35	20	40	25	45	25	50	30	60	ns	15
Column Address Hold Time to Previous $\overline{\text{WE}}$	t_{AHLW}	65	—	75	—	85	—	100	—	115	—	ns	
Output Enable Time from $\overline{\text{WE}}$	t_{OW}	—	25	—	25	—	30	—	30	—	35	ns	




- Notes:
1. AC measurements assume $t_T = 5 \text{ ns}$.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$, $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$, $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. Transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{ACS} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to $\overline{\text{CS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
 12. $t_{SRW}(\text{min}) = t_{AWD}(\text{min}) + t_{LWAD}(\text{max}) + t_T$.
 13. Assumes that $t_{LWAD} \leq t_{LWAD}(\text{max})$. If t_{LWAD} is greater than the maximum recommended value shown in this table, t_{ALW} exceeds the value shown.
 14. Assumes that $t_{LWAD} \geq t_{LWAD}(\text{max})$.
 15. Operation with the $t_{LWAD}(\text{max})$ limit insures that $t_{ALW}(\text{max})$ can be met, $t_{LWAD}(\text{max})$ is specified as a reference point only; if t_{LWAD} is greater than the specified $t_{LWAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 16. t_{AHR} is defined as the time at which the column address hold.
 17. An initial pause of 100 μs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ only refresh). If internal refresh counter is used, eight or more $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles are required.

■ TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle




• Read-Modify-Write Cycle



• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle



0117-9


• Static Column Mode Read Cycle




0117-10




• Static Column Mode Write Cycle (1)




• Static Column Mode Write Cycle (2)




• Static Column Mode Read-Modify-Write Cycle




• Static Column Mode Mixed Cycle




**SUPPLY CURRENT (ACTIVE)
vs. SUPPLY VOLTAGE**




**SUPPLY CURRENT (ACTIVE)
vs. AMBIENT TEMPERATURE**




**SUPPLY CURRENT (ACTIVE)
vs. FREQUENCY**




**SUPPLY CURRENT (STANDBY)
vs. SUPPLY VOLTAGE**



**SUPPLY CURRENT (STANDBY)
vs. SUPPLY VOLTAGE**




**SUPPLY CURRENT (STANDBY)
vs. AMBIENT TEMPERATURE**




0117-15




**RAS ACCESS TIME
vs. SUPPLY VOLTAGE**




**RAS ACCESS TIME
vs. AMBIENT TEMPERATURE**




**CS ACCESS TIME
vs. SUPPLY VOLTAGE**




**CS ACCESS TIME
vs. AMBIENT TEMPERATURE**



**ADDRESS ACCESS TIME
vs. SUPPLY VOLTAGE**



**ADDRESS ACCESS TIME
vs. AMBIENT TEMPERATURE**









0117-16



T-90-20

Unit: mm (inch) Scale 3/2







• Dual-in-line Plastic



• Dual-in-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2




• Dual-in-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

• DP-28C



• DP-28N

T-90-20




• Zigzag-in-line Plastic


HITACHI/ LOGIC/ARRAYS/MEM

Unit: mm (inch) Scale 3/2

• ZP-20




• ZP-24




T-90-20

• ZP-28



• ZP-40




• Flat Package (J-bend Leads)

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

T-90-20


• CP-20D




• CP-20DA




• CP-24D



• CP-28D



• CP-40D


HITACHI

• TSOP (Thin Small Outline Packagrⁿ) HITACHI/ LOGIC/ARRAYS/MEM Unit: mm (inch) Scale 3/2

