Synchronous Step-Down Switching Regulator

## General Description

The MAX15108 high-efficiency, current-mode, synchronous step-down switching regulator with integrated power switches delivers up to 8 A of output current. The regulator operates from 2.7 V to 5.5 V and provides an output voltage from 0.6 V up to $95 \%$ of the input voltage, making the device ideal for distributed power systems, portable devices, and preregulation applications.
The IC utilizes a current-mode control architecture with a high gain transconductance error amplifier. The current-mode control architecture facilitates easy compensation design and ensures cycle-by-cycle current limit with fast response to line and load transients.
The regulator offers a selectable skip-mode functionality to reduce current consumption and achieve a higher efficiency at light output load. The low RDS(ON) integrated switches ensure high efficiency at heavy loads while minimizing critical inductance, making the layout design a much simpler task with respect to discrete solutions. The IC's simple layout and footprint assures first-pass success in new designs.
The regulator features a 1 MHz , factory-trimmed fixedfrequency PWM mode operation. The high switching frequency, along with the PWM current-mode architecture allows for a compact, all ceramic capacitor design.
The IC features a capacitor-programmable soft-start to reduce input inrush current. Internal control circuitry ensures safe-startup into a prebiased output. Power sequencing is controlled with the enable input and power-good output.
The IC is available in a 20 -bump ( $4 \times 5$ array), $2.5 \mathrm{~mm} \times$ 2 mm , WLP package and is fully specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.
Distributed Power Systems
DDR Memory
Base Stations
Portable Devices
Notebook Power
Server Power
Features

- Continuous 8A Output Current
- Efficiency Up to $96 \%$
- $\pm 1 \%$ Accuracy Over Load, Line, and Temperature
- Operates from a 2.7 V to 5.5 V Supply
- Adjustable Output from 0.6V to 0.95 x VIN
- Programmable Soft-Start
- Safe Startup into Prebiased Output
- External Reference Input
- 1MHz Switching Frequency
- Stable with Low-ESR Ceramic Output Capacitors
- Skip Mode or Forced PWM Mode
- Enable Input and Power-Good Output for PowerSupply Sequencing
- Cycle-by-Cycle Overcurrent Protection
- Fully Protected Features Against Overcurrent and Overtemperature
- Input Undervoltage Lockout
- 20-Bump (4 x 5 Array), 2.5mm x 2mm, WLP Package

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX15108EWP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 WLP |
| + Denotes a lead $(\mathrm{Pb})-$-free $/$ Ro |  |  |

+Denotes a lead(Pb)-free/RoHS-compliant package.

Typical Operating Circuit


# High-Efficiency, 8A, Current-Mode <br> Synchronous Step-Down Switching Regulator 

## ABSOLUTE MAXIMUM RATINGS

IN, PGOOD to PGND $\qquad$ -0.3V to +6 V
LX to PGND $\qquad$ -0.3 V to $(\mathrm{V}$ IN $+0.3 \mathrm{~V})$
LX to PGND ......................................-1V to (VIN + 0.3V) for 50ns
EN, COMP, FB, SS, SKIP to PGND.............-0.3V to (VIN +0.3 V )
LX Current (Note 1) ..............................................-12A to +12A
Output Short-Circuit Duration $\qquad$ ..Continuous

Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
WLP (derate $21.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )........ .745 .5 mW Operating Temperature Range .......................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Junction Temperature (Note 2)...................... $+105^{\circ} \mathrm{C}$
Storage Temperature Range........................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Soldering Temperature (reflow) (Note 3) ........................ $+260^{\circ} \mathrm{C}$

Note 1: LX has internal clamp diodes to PGND and IN. Do not exceed the power dissipation limits of the device when forward biasing these diodes.
Note 2: Limit the junction temperature to $+105^{\circ} \mathrm{C}$ for continuous operation at full current.
Note 3: The WLP package is constructed using a unique set of package techniques that impose a limit on the thermal profile the device can be exposed to during board-level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and convection reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VIN}=5 \mathrm{~V}, \mathrm{CSS}=4.7 \mathrm{nF}, \mathrm{TA}_{\mathrm{A}}=\mathrm{TJ}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 4)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN Voltage Range | VIN |  | 2.7 |  | 5.5 | V |
| IN Shutdown Supply Current |  | VEN $=0 \mathrm{~V}$ |  | 0.3 | 3 | $\mu \mathrm{A}$ |
| IN Supply Current | IIN | $V_{E N}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.75 \mathrm{~V}$, not switching |  | 3.4 | 6 | mA |
| VIN Undervoltage Lockout Threshold |  | LX starts switching, VIN rising |  | 2.6 | 2.7 | V |
| VIN Undervoltage Lockout Hysteresis |  | LX stops switching, VIN falling |  | 200 |  | mV |
| ERROR AMPLIFIER |  |  |  |  |  |  |
| Transconductance | gmv |  |  | 1.4 |  | mS |
| Voltage Gain | AveA |  |  | 90 |  | dB |
| FB Set-Point Accuracy | $V_{\text {FB }}$ | Over line, load, and temperature | 594 | 600 | 606 | mV |
| FB Input Bias Current | IFB |  | -100 |  | +100 | nA |
| COMP to Current-Sense Transconductance | GMOD |  |  | 25 |  | A/V |
| COMP Clamp Low |  | $\mathrm{V}_{\mathrm{FB}}=0.68 \mathrm{~V}$ |  | 0.93 |  | V |
| Compensation RAMP Valley |  |  |  | 1 |  | V |
| POWER SWITCHES |  |  |  |  |  |  |
| High-Side Switch Current-Limit Threshold | IHSCL |  |  | 14 |  | A |
| Low-Side Switch Sink Current-Limit Threshold |  |  |  | 14 |  | A |
| Low-Side Switch Source Current-Limit Threshold |  |  |  | 14 |  | A |

## High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{VIN}=5 \mathrm{~V}, \mathrm{CSS}=4.7 \mathrm{nF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 4)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LX Leakage Current |  | $V_{E N}=0 V$ |  |  | 10 | $\mu \mathrm{A}$ |
| RMS LX Output Current |  |  | 8 |  |  | A |
| OSCILLATOR |  |  |  |  |  |  |
| Switching Frequency | fsw |  | 850 | 1000 | 1150 | kHz |
| Maximum Duty Cycle | Dmax |  |  | 94 |  | \% |
| Minimum Controllable On-Time |  |  |  | 100 |  | ns |
| ENABLE |  |  |  |  |  |  |
| EN Input High Threshold Voltage |  | VEN rising | 1.3 |  |  | V |
| EN Input Low Threshold Voltage |  | VEN falling |  |  | 0.4 | V |
| EN Input Leakage Current |  | $\mathrm{V}_{\text {EN }}=5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| SKIP |  |  |  |  |  |  |
| Skip Input High Threshold Voltage |  | VSKIP rising | 1.3 |  |  | V |
| Skip Input Low Threshold Voltage |  | VSKIP falling |  |  | 0.4 | V |
| Skip Input Leakage Current |  | VSKIP $=5 \mathrm{~V}$ |  |  | 30 | $\mu \mathrm{A}$ |
| Zero-Crossing Current Threshold |  | ILX falling |  | 0.7 |  | A |
| On-Time in Skip Mode |  |  |  | 335 |  | ns |
| SOFT-START, PREBIAS |  |  |  |  |  |  |
| Soft-Start Current | ISS | $\mathrm{VSS}=0.45 \mathrm{~V}$, sourcing |  | 10 |  | $\mu \mathrm{A}$ |
| SS Discharge Resistance | RSS | ISS $=10 \mathrm{~mA}$, sinking |  | 8.5 |  | $\Omega$ |
| SS Prebias Mode Stop Voltage |  | SS rising |  | 0.58 |  | V |
| HICCUP |  |  |  |  |  |  |
| Number of Consecutive Current-Limit Events to Hiccup |  |  |  | 8 |  | Events |
| Timeout |  |  |  | 1024 |  | Clock Cycles |
| POWER-GOOD OUTPUT |  |  |  |  |  |  |
| PGOOD Threshold |  | FB rising | 0.54 | 0.56 | 0.58 | V |
| PGOOD Threshold Hysteresis |  | FB falling |  | 25 |  | mV |
| PGOOD Vol |  | IPGOOD $=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{FB}}=0.5 \mathrm{~V}$ |  | 22 | 100 | mV |
| PGOOD Leakage |  | $\mathrm{V}_{\mathrm{PGOOD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.68 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| Thermal Shutdown Threshold |  |  |  | +160 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  | Temperature falling |  | 25 |  | ${ }^{\circ} \mathrm{C}$ |

Note 4: Specifications are $100 \%$ production tested at $\mathrm{TA}=+25^{\circ} \mathrm{C}$. Limits over the operating temperature range are guaranteed by design and characterization.

## High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator


(Circuit of Typical Application Circuit, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


EFFICIENCY vs. OUTPUT CURRENT
( $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, SKIP MODE)


OUTPUT VOLTAGE vs. SUPPLY VOLTAGE
(PWM MODE, VOUT = 1.5V)


EFFICIENCY vs. OUTPUT CURRENT


SWITCHING FREQUENCY
vs. INPUT VOLTAGE


OUTPUT VOLTAGE vs. SUPPLY VOLTAGE (SKIP MODE, VOUT = 1.5V)


## High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator

## Typical Operating Characteristics (continued)

(Circuit of Typical Application Circuit, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


OUTPUT VOLTAGE ERROR \% vs. SUPPLY VOLTAGE


SWITCHING WAVEFORMS
(IOUT $=8 \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V}$ )


OUTPUT VOLTAGE vs. OUTPUT CURRENT (SKIP MODE, VOUT = 1.5V)


LOAD-TRANSIENT RESPONSE
(VIN = 5V, VOUT = 1.5V)


40us/div

SWITCHING WAVEFORM IN SKIP MODE


20 $\mu \mathrm{s} /$ div

# High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator 

## Typical Operating Characteristics (continued)

(Circuit of Typical Application Circuit, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


10us/div

SOFT-START WAVEFORMS (LLOAD = 8A)


INPUT CURRENT vs. INPUT VOLTAGE


RMS INPUT CURRENT vs. SUPPLY VOLTAGE


# High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator 

Typical Operating Characteristics (continued)
(Circuit of Typical Application Circuit, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



ENABLE INTO PREBIASED O.5V OUTPUT



ENABLE INTO PREBIASED O.5V OUTPUT (8A LOAD, PWM MODE)


ENABLE INTO PREBIASED 0.5V OUTPUT
(NO LOAD, SKIP MODE)


400us/div

## High-Efficiency, 8A, Current-Mode <br> Synchronous Step-Down Switching Regulator



Pin Description

| BUMP | NAME | FUNCTION |
| :---: | :---: | :--- |
| A1, A5, B1, <br> C1, D1 | PGND | Power Ground. Low-side switch source terminal. Connect PGND and the return terminals of <br> input and output capacitors to the power ground plane. |
| A2, A3, <br> B2, C2 | LX | Inductor Connection. Connect LX to the switching side of the inductor. LX is high impedance <br> when the device is in shutdown mode. |
| A4 | PGOOD | Open-Drain Power-Good Output. PGOOD goes low when VFB is below 530mV. |
| B3, C3, D3 | IN | Input Power Supply. Input supply range is 2.7V to 5.5V. Bypass IN with a minimum 10HF ceramic <br> capacitor to PGND. See the Typical Application Circuit. |
| B4 | I.C. | Internally Connected. Leave unconnected. |
| B5 | FB | Feedback Input. Connect FB to the center tap of an external resistive voltage-divider from the <br> output to PGND to set the output voltage from 0.6V to 95\% of VIN. |
| C4 | SKIP | Skip Mode Input. Connect SKIP to EN to select skip mode or leave unconnected for fixed- <br> frequency PWM operation. |
| C5 | SS | Soft-Start. Connect a capacitor from SS to PGND to set the startup time. See the Soft-Start <br> section for details on setting the soft-start time. SS is also an external reference input. Apply an <br> external voltage reference from OV to VIN - 1.5V to drive soft-start externally. |
| D2 | INX | Internally Unconnected. INX is not internally connected to IN. However, do externally connect <br> INX to IN to increase the area of the power plane for optimal heat dissipation. |
| D4 | EN | Enable Input. EN is a digital input that turns the regulator on and off. Drive EN high to turn on the <br> regulator. Connect to IN for always-on operation. |
| D5 | COMP | Error Amplifier Output. Connect compensation network from COMP to signal ground (SGND). <br> See the Compensation Design Guidelines section. |

# High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator 

Functional Diagram


# High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator 

## __Detailed Description

The MAX15108 high-efficiency, current-mode switching regulator delivers up to 8 A of output current. The regulator provides output voltages from 0.6 V to $(0.95 \times \mathrm{VIN})$ with 2.7 V to 5.5 V input supplies, making the device ideal for on-board point-of-load applications.
The IC delivers current-mode control architecture using a high gain transconductance error amplifier. The currentmode control architecture facilitates easy compensation design and ensures cycle-by-cycle current limit with fast response to line and load transients.
The regulator features a 1 MHz fixed switching frequency, allowing for all-ceramic capacitor designs with fast transient responses. The high operating frequency minimizes the size of external components. The IC is available in a $2.5 \mathrm{~mm} \times 2 \mathrm{~mm}$ ( $4 \times 5$ array), 0.5 mm pitch WLP package.
The regulator offers a selectable skip-mode function to reduce current consumption and achieve a high efficiency at light output loads. The low RDS(ON) integrated switches ensure high efficiency at heavy loads while minimizing critical inductance, making the layout design a much simpler task than that of discrete solutions. The IC's simple layout and footprint assure first-pass success in new designs.
The IC features PWM current-mode control, allowing for an all-ceramic capacitor solution. The regulator offers capacitor-programmable soft-start to reduce input inrush current. The device safely starts up into a prebiased output. The IC includes an enable input and open-drain PGOOD output for sequencing with other devices.

## Controller Function-PWM Logic

The controller logic block determines the duty cycle of the high-side MOSFET under different line, load, and temperature conditions. Under normal operation, where the current-limit and temperature protection are not triggered, the controller logic block takes the output from the PWM comparator to generate the driver signals for both high-side and low-side MOSFETs. The control logic block controls the break-before-make logic and all the necessary timing.
The high-side MOSFET turns on at the beginning of the oscillator cycle and turns off when the COMP voltage crosses the internal current-mode ramp waveform. The internal ramp is the sum of the compensation ramp and
the current-mode ramp derived from the inductor current (current sense block). The high-side MOSFET also turns off if the maximum duty cycle exceeds $95 \%$, or when the current limit is reached. The low-side MOSFET turns on for the remainder of the switching cycle.

## Starting into a Prebiased Output

The IC can soft-start into a prebiased output without discharging the output capacitor. In safe prebiased startup, both low-side and high-side MOSFETs remain off to avoid discharging the prebiased output. PWM operation starts when the voltage on SS crosses the voltage on FB.
The IC can start into a prebiased voltage higher than the nominal set point without abruptly discharging the output. Forced PWM operation starts when the SS voltage reaches 0.58 V , forcing the converter to start. When the low-side sink current-limit threshold of 1 A is reached, the low-side switch turns off before the end of the clock period. The low-side sink current limit is 1A. The highside switch turns on until one of the following conditions is satisfied:

- High-side source current hits the reduced high-side current limit (14A). The high-side switch turns off for the remaining time of clock period.
- The clock period ends.

Reduced high-side current limit is activated in order to recirculate the current into the high-side power switch rather than into the internal high-side body diode, which can cause damage to the device. The high-side current limit is set to 14A.
Low-side sink current limit protects the low-side switch from excessive reverse current during prebiased operation.

## Enable Input

The IC features independent device enable control and power-good signal that allow for flexible power sequencing. Drive the enable input (EN) high to enable the regulator, or connect EN to IN for always-on operation. Power-good (PGOOD) is an open-drain output that deasserts when $\mathrm{V}_{\mathrm{FB}}$ is above 555 mV , and asserts low if $V_{F B}$ is below 530 mV .

# High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator 

## Programmable Soft-Start (SS)

The IC utilizes a soft-start feature to slowly ramp up the regulated output voltage to reduce input inrush current during startup. Connect a capacitor from SS to SGND to set the startup time. See the Setting the Soft-Start Startup Time section for capacitor selection details.

## Error Amplifier

A high-gain error amplifier provides accuracy for the voltage feedback loop regulation. Connect a compensation network between COMP and SGND. See the Compensation Design Guidelines section. The error amplifier transconductance is 1.4 mS . COMP clamp low is set to 0.93 V , just below the PWM ramp compensation valley, helping COMP to rapidly return to the correct set point during load and line transients.

## PWM Comparator

The PWM comparator compares COMP voltage to the current-derived ramp waveform (LX current to COMP voltage transconductance value is $25 \mathrm{~A} / \mathrm{N}$ ). To avoid instability due to subharmonic oscillations when the duty cycle is around $50 \%$ or higher, a compensation ramp is added to the current-derived ramp waveform. The compensation ramp slope ( $0.3 \mathrm{~V} \times 1 \mathrm{MHz}=0.3 \mathrm{~V} / \mu \mathrm{s}$ ) is equivalent to half of the inductor current down-slope in the worst case (load 2A, current ripple $30 \%$ and maximum duty-cycle operation of $95 \%$ ). The compensation ramp valley is set to 1 V .

## Overcurrent Protection and Hiccup

When the converter output is connected to ground or the device is overloaded, each high-side MOSFET currentlimit event (14A) turns off the high-side MOSFET and turns on the low-side MOSFET. A 3-bit counter increments on each current-limit event. The counter is reset after three consecutive events of high-side MOSFET turn-on without reaching the current limit. If the currentlimit condition persists, the counter fills up reaching eight
events. The control logic then discharges SS, stops both high-side and low-side MOSFETs and waits for a hiccup period (1024 clock cycles) before attempting a new softstart sequence. The hiccup-mode also operates during soft-start.

Thermal Shutdown Protection The IC contains an internal thermal sensor that limits the total power dissipation to protect it in the event of an extended thermal fault condition. When the die temperature exceeds $+160^{\circ} \mathrm{C}$, the thermal sensor shuts down the device, turning off the DC-DC converter to allow the die to cool. After the die temperature falls by $25^{\circ} \mathrm{C}$, the device restarts, following the soft-start sequence.

## Skip Mode Operation

The IC operates in skip mode when SKIP is connected to EN. When in skip mode, LX output becomes high impedance when the inductor current falls below 0.7A. The inductor current does not become negative. During a clock cycle, if the inductor current falls below the 0.7A threshold (during off-time), the low side turns off. At the next clock cycle, if the output voltage is above the set point the PWM logic keeps both high-side and low-side MOSFETs off. If instead the output voltage is below the set point, the PWM logic drives the high-side on for a minimum fixed on-time (330ns). In this way, the system skips cycles, reducing the frequency of operations, and switches only as needed to service load at the cost of an increase in output voltage ripple. See the Skip Mode Frequency and Output Ripple section for details. In skip mode, power dissipation is reduced and efficiency improved at light loads because the internal power MOSFETs do not switch at every clock cycle. Skip mode must be decided before or at the same time that the part is enabled. Changing of skip mode operation with the part operating is not allowed.

# High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator 

__Applications Information

## Setting the Output Voltage

Connect a voltage-divider (R1 and R2, see Figure 1) from OUT to FB to PGND to set the DC-DC converter output voltage. Choose R1 and R2 so that the DC errors due to the FB input bias current do not affect the outputvoltage precision. With lower value resistors, the DC error is reduced, but the amount of power consumed in the resistive divider increases. A typical tradeoff value for $R 2$ is $5 k \Omega$, but values between $1 \mathrm{k} \Omega$ and $20 \mathrm{k} \Omega$ are acceptable. Once R2 is chosen, calculate R1 using:

$$
\mathrm{R}_{1}=\mathrm{R}_{2} \times\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB}}}-1\right)
$$

where the feedback threshold voltage VFB $=0.6 \mathrm{~V}$.

## Inductor Selection

A large inductor value results in reduced inductor ripple current, leading to a reduced output ripple voltage. A high-value inductor is of a larger physical size with a higher series resistance (DCR) and a lower saturation current rating. Choose inductor values to produce a ripple current equal to $30 \%$ of the load current.

Choose the inductor with the following formula:

$$
L=\frac{V_{\text {OUT }}}{f_{S W} \times I_{\mathrm{L}}} \times\left(1-\frac{V_{\text {OUT }}}{V_{I N}}\right)
$$

where fsw is the internally fixed 1 MHz switching frequency, and $\Delta L$ is the estimated inductor ripple current (typically set to $0.3 \times \operatorname{lLOAD}$ ). In addition, the peak inductor current, IL_PK, must always be below the high-side current-limit value, IHSCL, and the inductor saturation current rating, IL_SAT.
Ensure that the following relationship is satisfied:

$$
\mathrm{I}_{\mathrm{L}_{-} \mathrm{PK}}=\mathrm{I}_{\mathrm{LOAD}}+\frac{1}{2} \times \Delta \mathrm{I}_{\mathrm{L}}<\mathrm{MIN}\left(\mathrm{I}_{\mathrm{HSCL}}, \mathrm{I}_{\mathrm{L} \_ \text {SAT }}\right)
$$

## Input Capacitor Selection

For a step-down converter, the input capacitor CIN helps to keep the DC input voltage steady, in spite of discontinuous input AC current. Use low-ESR capacitors to minimize the voltage ripple due to ESR.
Size CIN using the following formula:

$$
\mathrm{C}_{\text {IN }}=\frac{\mathrm{I}_{\text {LOAD }}}{f_{S W} \times \Delta V_{\text {IN_RIPPLE }}} \times \frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}
$$



Figure 1. Peak Current-Mode Regulator Transfer Model

## High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator

Make sure that the selected capacitance can accommodate the input ripple current given by:

$$
\mathrm{I}_{\mathrm{RMS}}=\mathrm{I}_{\mathrm{O}} \times \frac{\sqrt{\mathrm{V}_{\mathrm{OUT}} \times\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUT}}\right)}}{\mathrm{V}_{\text {IN }}}
$$

If necessary, use multiple capacitors in parallel to meet the RMS current rating requirement.

## Output Capacitor Selection

Use low-ESR ceramic capacitors to minimize the voltage ripple due to ESR. Use the following formula to estimate the total output voltage peak-to-peak ripple:
$\Delta V_{\text {OUT }}=\frac{V_{\text {OUT }}}{f_{S W} \times L} \times\left(1-\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right) \times\left(R_{\text {ESR_COUT }}+\frac{1}{8 \times \mathrm{f}_{\text {SW }} \times \text { C }_{\text {OUT }}}\right)$
Select the output capacitors to produce an output ripple voltage that is less than $2 \%$ of the set output voltage.

## Setting the Soft-Start Startup Time

The soft-start feature ramps up the output voltage slowly, reducing input inrush current during startup. Size the CSS capacitor to achieve the desired soft-start time, tSS, using

$$
C_{S S}=\frac{I_{S S} \times t_{S S}}{V_{F B}}
$$



Figure 2. Setting Soft-Start Time

ISS, the soft-start current, is $10 \mu \mathrm{~A}$, and $\mathrm{VFB}_{\mathrm{FB}}$, the output feedback voltage threshold, is 0.6 V . When using large CoUT capacitance values, the high-side current limit can trigger during the soft-start period. To ensure the correct soft-start time, tSS, choose CSS large enough to satisfy:

$$
\mathrm{C}_{\mathrm{SS}} \gg \mathrm{C}_{\mathrm{OUT}} \times \frac{\mathrm{V}_{\mathrm{OUT}} \times I_{\mathrm{SS}}}{\left(I_{\mathrm{HSCL}} \mathrm{MIN}^{-\mathrm{I}_{\mathrm{OUT}}}\right) \times \mathrm{V}_{\mathrm{FB}}}
$$

IHSCL_MIN is the minimum high-side switch current-limit value.
An external tracking reference with steady-state value between OV and VIN - 1.5 V can be applied to SS. In this case, connect an RC network from external tracking reference and SS as in Figure 2. Set RSS to approximately $1 \mathrm{k} \Omega$. In this application, RSS is needed to ensure that, during hiccup period, SS can be internally pulled down. When an external reference is connected to SS, the softstart must be provided externally.

Skip Mode Frequency and Output Ripple In skip mode, the switching frequency (fSKIP) and output ripple voltage (VOUT-RIPPLE) shown in Figure 3 are calculated as follows:
tON is a fixed time by design (330ns, typ); the peak inductor current reached is:

$$
I_{\text {SKIP-LIMIT }}=\frac{V_{I N}-V_{\text {OUT }}}{2 \times \mathrm{L}} \times \mathrm{t}_{\mathrm{ON}}
$$

tOFF1 is the time needed for the inductor current to reach the zero-crossing (~0A):

$$
\mathrm{t}_{\text {OFF1 }}=\frac{\mathrm{L} \mathrm{\times I} I_{\text {SKIP-LIMIT }}}{V_{\text {OUT }}}
$$



Figure 3. Skip-Mode Waveforms

## High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator

During tON and tOFF1, the output capacitor stores a charge equal to:

$$
\Delta \mathrm{Q}_{\mathrm{OUT}}=\frac{\mathrm{L} \times\left(\mathrm{I}_{\text {SKIP-LIMIT }}-\mathrm{I}_{\text {LOAD }}\right)^{2} \times\left(\frac{1}{\mathrm{~V}_{\text {IN }}-\mathrm{V}_{\mathrm{OUT}}}+\frac{1}{\mathrm{~V}_{\mathrm{OUT}}}\right)}{2}
$$

During tOFF2 (= $\mathrm{n} \times$ tCK, number of clock cycles skipped), the output capacitor loses this charge:

$$
\begin{gathered}
t_{\text {OFF2 }}=\frac{\Delta Q_{\text {OUT }}}{I_{\text {LOAD }}} \rightarrow \\
t_{\text {OFF2 }}=\frac{L \times\left(I_{\text {SKIP-LIMIT }}-\mathrm{I}_{\text {LOAD }}\right)^{2} \times\left(\frac{1}{V_{I N}-V_{\text {OUT }}}+\frac{1}{V_{\text {OUT }}}\right)}{2 \times\left.\right|_{\text {LOAD }}}
\end{gathered}
$$

Finally, frequency in skip mode is:

$$
\mathrm{f}_{\mathrm{SKIP}}=\frac{1}{\mathrm{t}_{\mathrm{ON}}+\mathrm{t}_{\mathrm{OFF} 1}+\mathrm{t}_{\mathrm{OFF} 2}}
$$

Output ripple in skip mode is:

$$
\begin{aligned}
& \mathrm{V}_{\text {OUT-RIPPLE }}=\mathrm{V}_{\text {COUT-RIPPLE }}+\mathrm{V}_{\text {ESR-RIPPLE }}=
\end{aligned}
$$

$$
\begin{aligned}
& V_{\text {OUT-RIPPLE }}= \\
& {\left[\frac{\mathrm{L} \times I_{\text {SKIP-LIMIT }}}{\mathrm{C}_{\text {OUT }} \times\left(\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right)}+\mathrm{R}_{\text {ESR,COUT }}\right] \times\left(\text { ISKIP-LIMIT }^{-1} \mathrm{I}_{\text {LOAD }}\right)}
\end{aligned}
$$

Size Cout based on the above formula to limit output ripple in skip mode.

## Compensation Design Guidelines

The IC uses a fixed-frequency, peak-current-mode control scheme to provide easy compensation and fast transient response. The inductor peak current is monitored on a cycle-by-cycle basis and compared to the COMP voltage (output of the voltage error amplifier). The regulator's duty cycle is modulated based on the inductor's peak current value. This cycle-by-cycle control of the inductor current emulates a controlled current source. As a result, the inductor's pole frequency is shifted beyond the gain bandwidth of the regulator. System stability is provided with the addition of a simple series capacitor-resistor from COMP to PGND. This pole-zero combination serves to tailor the desired response of the
closed-loop system. The basic regulator loop consists of a power modulator (comprising the regulator's pulsewidth modulator, compensation ramp, control circuitry, MOSFETs, and inductor), the capacitive output filter and load, an output feedback divider, and a voltageloop error amplifier with its associated compensation circuitry. See Figure 1.
The average current through the inductor is expressed as:

$$
\overline{I_{\mathrm{L}}}=\mathrm{G}_{\mathrm{MOD}} \times \overline{\mathrm{V}_{\mathrm{COMP}}}
$$

where $\bar{I}_{\mathrm{L}}$ is the average inductor current and GMOD is the power modulator's transconductance.
For a buck converter:

$$
\overline{V_{\mathrm{OUT}}}=\mathrm{R}_{\mathrm{LOAD}} \times \overline{I_{\mathrm{L}}}
$$

where RLOAD is the equivalent load resistor value. Combining the above two relationships, the power modulator's transfer function in terms of VOUT with respect to $\overline{\mathrm{VCOMP}}$ is:

$$
\frac{\overline{\mathrm{V}_{\mathrm{OUT}}}}{\overline{\mathrm{~V}_{\mathrm{COMP}}}}=\frac{\mathrm{R}_{\mathrm{LOAD}} \times \overline{\bar{I}_{\mathrm{L}}}}{\frac{\overline{\mathrm{I}_{\mathrm{L}}}}{\overline{G_{\Lambda \cap n}}}}=\mathrm{R}_{\mathrm{LOAD}} \times \mathrm{G}_{\mathrm{MOD}}
$$

Having defined the power modulator's transfer function gain, the total system loop gain can be written as follows (see Figure 1):

$$
\begin{aligned}
& \alpha=\frac{R_{\text {OUT }} \times\left(s_{C} R_{C}+1\right)}{\left[s\left(C_{C}+C_{C C}\right)\left(R_{C}+R_{\text {OUT }}\right)+1\right] \times} \\
& {\left[\mathrm{s}\left(\mathrm{C}_{\mathrm{C}} \| \mathrm{C}_{\mathrm{CC}}\right)\left(\mathrm{R}_{\mathrm{C}} \| \mathrm{R}_{\mathrm{OUT}}\right)+1\right]} \\
& \beta=G_{M O D} \times R_{\text {LOAD }} \times \frac{\left(\mathrm{sC}_{\text {OUT }} E S R+1\right)}{\left[s C_{\text {OUT }}\left(E S R+R_{\text {LOAD }}\right)+1\right]} \\
& \text { Gain }=\frac{R_{2}}{R_{1}+R_{2}} \times \frac{A_{\text {VEA }}}{R_{\text {OUT }}} \times \alpha \times \beta
\end{aligned}
$$

where ROUT is the quotient of the error amplifier's DC gain, AVEA, divided by the error amplifier's transconductance, gmv; ROUT is much larger than RC.

$$
\frac{R_{2}}{R_{1}+R_{2}}=\frac{V_{\mathrm{FB}}}{V_{\mathrm{OUT}}}
$$

# High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator 

Also, CC is much larger than CCC, therefore:

$$
\mathrm{C}_{\mathrm{C}}+\mathrm{C}_{\mathrm{CC}} \approx \mathrm{C}_{\mathrm{C}}
$$

and

$$
\mathrm{C}_{\mathrm{C}} \| \mathrm{C}_{\mathrm{CC}} \approx \mathrm{C}_{\mathrm{CC}}
$$

Rewriting:

$$
\begin{aligned}
\text { Gain }= & \frac{V_{F B}}{V_{\text {OUT }}} A_{\text {VEA }} \times \frac{\left(s C_{C} R_{C}+1\right)}{\left[s C_{C}\left(\frac{A_{\text {VEA }}}{g_{M V}}\right)+1\right] \times\left(s C_{C C} R_{C}+1\right)} \times \\
& G_{\text {MOD }} R_{\text {LOAD }} \times \frac{\left(s C_{\text {OUT }} E S R+1\right)}{\left[s C_{\text {OUT }}\left(E S R+R_{\text {LOAD }}\right)+1\right]}
\end{aligned}
$$

The dominant poles and zeros of the transfer loop gain are shown below:

$$
\mathrm{f}_{\mathrm{P} 1}=\frac{\mathrm{g}_{\mathrm{MV}}}{2 \pi \times 10^{\mathrm{AVEA}} \mathrm{~dB}^{2} / 20} \times \mathrm{C}_{\mathrm{C}}
$$

$$
f_{\mathrm{P} 2}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{OUT}}\left(\mathrm{ESR}+\mathrm{R}_{\mathrm{LOAD}}\right)}
$$

$$
f_{P 3}=\frac{1}{2 \pi \times \mathrm{C}_{C C} R_{C}}
$$

$$
f_{Z 1}=\frac{1}{2 \pi \times C_{C} R_{C}}
$$

$$
\mathrm{f}_{\mathrm{Z} 2}=\frac{1}{2 \pi \times \mathrm{C}_{\text {OUT }} \mathrm{ESR}}
$$

The order of pole-zero occurrence is:

$$
\mathrm{f}_{\mathrm{P} 1}<\mathrm{f}_{\mathrm{P} 2}<\mathrm{f}_{\mathrm{Z} 1}<\mathrm{f}_{\mathrm{Z2}} \leq \mathrm{f}_{\mathrm{P} 3}
$$

Under heavy load, fp2, approaches fz1. A graphical representation of the asymptotic system closed-loop response, including dominant pole and zero locations is shown in Figure 3.


Figure 4. Asymptotic Loop Response of Peak Current-Mode Regulator

# High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator 

If Cout is large, or exhibits a lossy equivalent series resistance (large ESR), the circuit's second zero might come into play around the crossover frequency (fco $=\omega / 2 \pi$ ). In this case, a third pole can be induced by a second (optional) small compensation capacitor (Ccc), connected from COMP to PGND. The loop response's fourth asymptote (in bold, Figure 4) is the one of interest in establishing the desired crossover frequency (and determining the compensation component values). A lower crossover frequency provides for stable closed-loop operation at the expense of a slower load and line transient response. Increasing the crossover frequency improves the transient response at the (potential) cost of system instability. A standard rule of thumb sets the crossover frequency $\leq 1 / 10$ th of the switching frequency. First, select the passive and active power components that meet the application's requirements. Then, choose the small-signal compensation components to achieve the desired closed-loop frequency response and phase margin as outlined in the Closing the Loop: Designing the Compensation Circuitry section.

## Closing the Loop:

Designing the Compensation Circuitry
Select the desired crossover frequency. Choose fco approximately $1 / 10$ th of the switching frequency fsw, or $\mathrm{fCO} \approx 100 \mathrm{kHz}$.
Select Rc using the transfer-loop's fourth asymptote gain (assuming fCO >fP1, fP2, and fZ1 and setting the overall loop gain to unity) as follows:

$$
\begin{aligned}
1= & \frac{V_{\text {FB }}}{V_{\text {OUT }}} \times \mathrm{g}_{\mathrm{MV}} \times \mathrm{R}_{\mathrm{C}} \times \mathrm{G}_{\text {MOD }} \times \mathrm{R}_{\text {LOAD }} \times \\
& \frac{1}{2 \pi \times f_{C O} \times C_{\text {OUT }} \times\left(\mathrm{ESR}+\mathrm{R}_{\text {LOAD }}\right)}
\end{aligned}
$$

Therefore:

$$
R_{C}=\frac{V_{O U T}}{V_{F B}} \times \frac{2 \pi \times f_{C O} \times C_{O U T} \times\left(E S R+R_{\text {LOAD }}\right)}{g_{M V} \times G_{M O D} \times R_{\text {LOAD }}}
$$

For RLOAD much greater than ESR, the equation can be further simplified as follows:

$$
\mathrm{R}_{\mathrm{C}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB}}} \times \frac{2 \pi \times \mathrm{f}_{\mathrm{CO}} \times \mathrm{C}_{\mathrm{OUT}}}{\mathrm{~g}_{\mathrm{MV}} \times \mathrm{G}_{\mathrm{MOD}}}
$$

where $V_{F B}$ is equal to 0.6 V .

Determine Cc by selecting the desired first system zero, $\mathrm{fz1}$, based on the desired phase margin. Typically, setting fZ1 below $1 / 5$ th of fCO provides sufficient phase margin.

$$
f_{Z 1}=\frac{1}{2 \pi \times C_{C} R_{C}} \leq \frac{f_{C O}}{5}
$$

Therefore:

$$
C_{C} \geq \frac{5}{2 \pi \times f_{C O} \times R_{C}}
$$

If the ESR output zero is located at less than one-half the switching frequency, use the (optional) secondary compensation capacitor, CcC, to cancel it, as follows:

$$
\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{CC}} \mathrm{R}_{\mathrm{C}}}=\mathrm{f}_{\mathrm{P} 3}=\mathrm{f}_{\mathrm{Z} 2}=\frac{1}{2 \pi \times \mathrm{C}_{\text {OUT }} \mathrm{ESR}}
$$

therefore:

$$
\mathrm{C}_{\mathrm{CC}}=\frac{\mathrm{C}_{\mathrm{OUT}} \times \mathrm{ESR}}{\mathrm{R}_{\mathrm{C}}}
$$

If the ESR zero exceeds $1 / 2$ the switching frequency, use the following equation:

$$
f_{P 3}=\frac{1}{2 \pi \times C_{C C} R_{C}}=\frac{f_{S W}}{2}
$$

Therefore:

$$
C_{C C}=\frac{2}{2 \pi \times f_{S W} \times R_{C}}
$$

Overall CCC detracts from the overall system phase margin. Place this third pole well beyond the desired crossover frequency to minimize the interaction with the system loop response at crossover. Ignore Ccc in these calculations if CcC is smaller than 10pF.

Power Dissipation
The IC is available in a 20 -bump WLP package and can dissipate up to 745.5 mW at $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$. When the die temperature exceeds $+160^{\circ} \mathrm{C}$, the thermal-shutdown protection is activated. See the Thermal Shutdown Protection section.

## High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator

## Layout Procedure

Careful PCB layout is critical to achieve clean and stable operation. It is highly recommended to duplicate the MAX15108 evaluation kit layout for optimum performance. If deviation is necessary, follow these guidelines for good PCB layout:

1) Connect input and output capacitors to the power ground plane.
2) Place bypass capacitors as close to IN and the softstart capacitor as close to SS as possible.
3) Keep the high-current paths as short and wide as possible. Keep the path of switching current short and minimize the loop area formed by LX, the output capacitors, and the input capacitors.
4) Connect IN, LX, and PGND separately to a large copper area to help cool the IC to further improve efficiency.
5) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close as possible to the IC.
6) Route high-speed switching nodes (such as LX) away from sensitive analog areas (such as FB, COMP, SGND, and SS). See the MAX15108 EV Kit layout for a tested layout example.


# High-Efficiency, 8A, Current-Mode <br> Synchronous Step-Down Switching Regulator 

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprint), go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 20 WLP | W202D2Z +1 | $\underline{21-0505}$ | Refer to <br> Application |

## High-Efficiency, 8A, Current-Mode Synchronous Step-Down Switching Regulator

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: | :---: |
| 0 | $6 / 11$ | Initial release | - |

