



T-49-19-07

Z86C00/C10/C20 CMOS
Z8® MCU

FEATURES

- Complete microcomputer, 2K (86C00), 4K (86C10), or 8K (86C20) bytes of ROM, 124 bytes of RAM (256 bytes - Z86C20), and 22 I/O lines.
- 144-byte register file, including 124 (238 - Z86C20) general-purpose registers, four I/O port registers, and 14 status and control registers.
- Average instruction execution time of 1.5 us, maximum of 2.8 us.
- Vectored, priority interrupts for I/O and counter/timers.
- Two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.
- Register Pointer so that short, fast instructions can access any of nine working-register groups in 1.0 us.
- On-chip oscillator which accepts crystal, external clock drive, LC, ceramic resonator.
- Standby modes — Halt and Stop.
- Single +5V power supply — all pins TTL-compatible.
- 8 and 12 MHz
- CMOS process.

GENERAL DESCRIPTION

Z86C10/C20 microcomputer (Figures 1 and 2) introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the

Z86C10/C20 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.




Figure 1. Pin Functions




Figure 2. Pin Assignments

PIN DESCRIPTIONS

DS. Data Strobe (output, active Low). Data Strobe is activated once for each memory transfer.

P0₀-P0₅, P1₀-P1₇, P2₁-P2₅, P3₁, P3₅, P3₆. I/O Port lines (bidirectional, TTL-compatible). These 22 I/O lines are grouped in four ports that can be configured under program control for I/O.

RESET. Reset (input, active Low). RESET initializes the MCU. When RESET is deactivated, program execution begins from internal program location 000C_H.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

ARCHITECTURE

The MCU's architecture is characterized by a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are helpful in many applications. (Figure 3).

Microcomputer applications demand powerful I/O capabilities. The MCU fulfills this with 22 pins dedicated to input and output. These lines are grouped in four ports and are configurable under software control to provide timing, status signals, and parallel I/O.

Two basic internal address spaces are available to support this wide range of configurations: program memory and the register file. The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 14 control and status registers.

To unburden the program from coping with real-time problems such as counting/timing, two counter/timers with a large number of user-selectable modes are offered on-chip.




Figure 3. Functional Block Diagram

STANDBY MODE

The Z86C00/C10/C20's standby modes are:

- Stop
- Halt

The Stop instruction stops the internal clock and clock oscillation; the Halt instruction stops the internal clock but not clock oscillation.

A reset input releases the standby mode.

To complete an instruction prior to entering standby mode, use the instructions:

LD TMR, #00
NOP
STOP or HALT

T-49-19-07

ADDRESS SPACES

Program Memory. The 16-bit program counter addresses 4K or 8K bytes of program memory space as shown in Figure 4.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain three 16-bit vectors that correspond to the three available interrupts.

Register File. The 144-byte register file includes four I/O port registers (R₀-R₃), 124 general-purpose registers (R₄-R₁₂₇) and 15 control and status registers (R₂₄₁-R₂₅₅). These registers are assigned the address locations shown in Figure 5.

Instructions can access registers directly or indirectly with an 8-bit address field. The MCU also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 6). The Register Pointer addresses the starting location of the active working-register group.

Stacks. An 8-bit Stack Pointer (R₂₅₅) is used for the internal stack that resides within the 124 general-purpose registers (R₄-R₁₂₇).




Figure 4. Program Memory Map

LOCATION	IDENTIFIERS
255	STACK POINTER (BITS 7-0) RESERVED
254	REGISTER POINTER
253	PROGRAM CONTROL FLAGS
252	INTERRUPT MASK REGISTER
251	INTERRUPT REQUEST REGISTER
249	INTERRUPT PRIORITY REGISTER
248	POROS 0-1 MODE
247	PORT 3 MODE
246	PORT 2 MODE
245	TO PRESCALER
244	TIMER/COUNTER 0
243	T1 PRESCALER
242	TIMER/COUNTER 1
241	TIMER MODE
240	NOT IMPLEMENTED
127	GENERAL-PURPOSE REGISTERS
4	P3
3	P2
2	P1
1	P0
0	

Figure 5. Register File




Figure 6. Register Pointer

COUNTER/TIMERS

The MCU contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ₄ (T_0) or IRQ₅ (T_1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass

mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable and can be the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line P3₆ also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal clock can be output.

I/O PORTS

The MCU has 22 lines dedicated to input and output grouped in four ports. Under software control, the ports can be programmed to provide address outputs, timing, status signals, and parallel I/O. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 0 can be programmed as an I/O port.

Port 1 can be programmed as a byte I/O port.

Port 2 can be programmed independently as input or output and is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Port 3 can be configured as I/O or control lines. P3₁ is a general purpose input or can be used for an external interrupt request signal (IRQ₂). P3₅ and P3₆ are general purpose outputs. P3₆ is also used for timer input (T_{IN}) and output (T_{OUT}) signals.

INTERRUPTS

The MCU allows three different interrupts from three sources, the Port 3 line P3₁ and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the three interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All interrupts are vectored. When an interrupt request is granted, an interrupt machine cycle is entered. This disables

all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector locations reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

CLOCK

The on-chip oscillator has a high-gain parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

Crystal source is connected across XTAL1 and XTAL2 using the recommended capacitors ($C_1 \leq 15 \text{ pF}$) from each pin to ground. The specifications are as follows:

- AT cut, parallel resonant
- Fundamental type, 16 MHz maximum.
- Series resistance, $R_s \leq 100 \text{ n}$

INSTRUCTION SET NOTATION

T-49-19-07

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR	Indirect register pair or indirect working-register pair address
Irr	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working-register address only
IR	Indirect-register or indirect working-register address
Ir	Indirect working-register address only
RR	Register pair or working register pair address

Symbols. The following symbols are used in describing the instruction set.

dst	Destination location or contents
src	Source location or contents
cc	Condition code (see list)
@	Indirect address prefix
SP	Stack pointer (control registers 254-255)
PC	Program counter
FLAGS	Flag register (control register 252)
RP	Register pointer (control register 253)
IMR	Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol " \leftarrow ". For example,

$dst \leftarrow dst + src$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

$dst(7)$

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six flags:

C	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
H	Half-carry flag

Affected flags are indicated by:

0	Cleared to zero
1	Set to one
*	Set or cleared according to operation
—	Unaffected
X	Undefined

CONDITION CODES

Value	Mnemonic	Meaning	Flags Set
1000		Always true	—
0111	C	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0 (S XOR V) = 1
0001	LT	Less than	(S XOR V) = 1 (S XOR V) = 0
1010	GT	Greater than	[Z OR (S XOR V)] = 0 [Z OR (S XOR V)] = 1
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1 [Z OR (S XOR V)] = 0
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	—

INSTRUCTION FORMATS




Figure 7. Instruction Formats

INSTRUCTION SUMMARY

Instruction and Operation	Addr Mode		Opcode Byte (Hex)	Flags Affected					
	dst	src		C	Z	S	V	D	H
ADC dst,src dst ← dst + src + C		(Note 1)	1D	*	*	*	*	0	*
ADD dst,src dst ← dst + src		(Note 1)	0D	*	*	*	*	0	*
AND dst,src dst ← dst AND src		(Note 1)	5D	—	*	*	0	—	—
CALL dst SP ← SP - 2 @SP ← PC; PC ← dst	DA IRR		D6 D4	—	—	—	—	—	—
CCF C ← NOT C			EF	*	—	—	—	—	—
CLR dst dst ← 0	R IR		B0 B1	—	—	—	—	—	—
COM dst dst ← NOT dst	R IR		60 61	—	*	*	0	—	—

INSTRUCTION SUMMARY (Continued)

Instruction and Operation	Addr Mode	Opcode	Flags Affected
	dst src	Byte (Hex)	C Z S V D H
EI		9F	-----
IMR(7) ← 1			
HALT		7F	
INC dst	r	rE	- * * * -
dst ← dst + 1		r = 0 - F	
R		20	
IR		21	
INCW dst	RR	A0	- * * * -
dst ← dst + 1	IR	A1	
IRET		BF	* * * * *
FLAGS ← @SP; SP ← SP + 1			
PC ← @SP; SP ← SP + 2; IMR(7) ← 1			
JP cc,dst	DA	cD	-----
if cc is true		c = 0 - F	
PC ← dst	IRR	30	
JR cc,dst	RA	cB	-----
if cc is true,		c = 0 - F	
PC ← PC + dst			
Range: + 127, - 128			
LD dst,src	r	Im	rC
dst ← src	r	R	r8
	R	r	r9
			r = 0 - F
	r	X	C7
	X	r	D7
	r	Ir	E3
	Ir	r	F3
	R	R	E4
	R	IR	E5
	R	IM	E6
	IR	IM	E7
	IR	R	F5
LDC dst,src	r	Irr	C2
dst ← src	Irr	r	D2
LDCI dst,src	Ir	Irr	C3
dst ← src	Irr	Ir	D3
r ← r + 1; rr ← rr + 1			
LDE dst,src	r	Irr	82
dst ← src	Irr	r	92
LDEI dst,src	Ir	Irr	83
dst ← src	Irr	Ir	93
r ← r + 1; rr ← rr + 1			
NOP		FF	-----
OR dst,src	(Note 1)	4□	- * * 0 --
dst ← dst OR src			
POP dst	R	50	-----
dst ← @SP;	IR	51	
SP ← SP + 1			
PUSH src	R	70	-----
SP ← SP - 1; @SP ← src	IR	71	

Instruction and Operation	Addr Mode	Opcode	Flags Affected
	dst src	Byte (Hex)	C Z S V D H
RCF		CF	0 -----
C ← 0			
RET		AF	-----
PC ← @SP; SP ← SP + 2			
RL dst		90 91	* * * * -
RLC dst		10 11	* * * * -
RR dst		E0 E1	* * * * -
RRC dst		C0 C1	* * * * -
SBC dst,src		3□	* * * * 1 *
(Note 1)			
dst ← dst ← src ← C			
SCF		DF	1 -----
C ← 1			
SRA dst		D0 D1	* * * 0 ---
SRP src		31	-----
RP ← src			
STOP		6F	
SUB dst,src		2□	* * * * 1 *
(Note 1)			
dst ← dst ← src			
SWAP dst		F0 F1	X * * X --
TCM dst,src		6□	- * * 0 --
(NOT dst) AND src			
TM dst,src		7□	- * * 0 --
dst AND src			
XOR dst,src		B□	- * * 0 --
(Note 1)			
dst ← dst XOR src			


NOTE: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a □ in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addr Mode		Lower Opcode Nibble
dst	src	
r	r	
r	Ir	
R	R	
R	IR	
R	IM	
IR	IM	


T-49-19-07

R244 T0
COUNTER/TIMER 0 REGISTER
(F4H; Read/Write)



T₀ INITIAL VALUE (WHEN WRITTEN)
(RANGE: 0-256 DECIMAL 01-00 HEX)
T₀ CURRENT VALUE (WHEN READ)


R241 TMR
TIMER MODE REGISTER
(F1H; Read/Write)



T₀ MODES
NOT USED = 00
T₀ OUT = 01
T₁ OUT = 10
INTERNAL CLOCK OUT = 11

T₀ MODES
EXTERNAL CLOCK INPUT = 00
GATE INPUT = 01
TRIGGER INPUT = 10
(NON-RETROGRADABLE)
TRIGGER INPUT = 11
(RETROGRADABLE)

R245 PRE0
PRESCALER 0 REGISTER
(F5H; Write Only)



COUNT MODE
0 = T₀ SINGLE PASS
1 = T₀ MODULO-N

RESERVED


PRESCALER MODULO
(RANGE: 1-64 DECIMAL
01-00 HEX)

R242 T1
COUNTER TIMER 1 REGISTER
(F2H; Read/Write)




T₁ INITIAL VALUE (WHEN WRITTEN)
(RANGE: 0-256 DECIMAL 01-00 HEX)
T₁ CURRENT VALUE (WHEN READ)

R246 P2M
PORT 2 MODE REGISTER
(F6H; Write Only)



P2₀-P2₇, I/O DEFINITION
0 DEFINES BIT AS OUTPUT
1 DEFINES BIT AS INPUT

R243 PRE1
PRESCALER 1 REGISTER
(F3H; Write Only)



COUNT MODE
0 = T₁ SINGLE-PASS
1 = T₁ MODULO-N

CLOCK SOURCE
1 = T₁ INTERNAL
0 = T₁ EXTERNAL TIMING INPUT
(T₁ MODE)

PRESCALER MODULO
(RANGE: 1-64 DECIMAL
01-00 HEX)

R247 P3M
PORT 3 MODE REGISTER
(F7H; Write Only)



0 PORT 2 PULL-UPS OPEN DRAIN
1 PORT 2 PULL-UPS ACTIVE


RESERVED (must be 0)

Figure 11. Control Registers


REGISTERS (Continued)

T-49-19-07


R248 P01M
PORT 0 AND 1 MODE REGISTER
(F8H; Write Only)




R252 FLAGS
FLAG REGISTER
(FCH; Read/Write)




R249 IPR
INTERRUPT PRIORITY REGISTER
(F9H; Write Only)




R253 RP
REGISTER POINTER
(FDH; Read/Write)



R250 IRQ
INTERRUPT REQUEST REGISTER
(FAH; Read/Write)



R251 IMR
INTERRUPT MASK REGISTER
(FBH; Read/Write)



R255 SPL
STACK POINTER
(FFH; Read/Write)





Figure 11. Control Registers (Continued)

OPCODE MAP

T-49-19-07

		Lower Nibble (Hex)															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Upper Nibble (Hex)	0	6.5 DEC R ₁	6.5 DEC I _{R1}	6.5 ADD r ₁ ,r ₂	6.5 ADD r ₁ ,r ₂	10.5 ADD R ₂ ,R ₁	10.5 ADD I _{R2} ,R ₁	10.5 ADD R ₁ ,IM	10.5 ADD I _{R1} ,IM	6.5 LD r ₁ ,R ₂	6.5 LD I _{R2} ,R ₁	12/10.5 DJNZ r ₁ RA	12/10.0 JR cc,RA	6.5 LD r ₁ ,IM	12/10.0 JP cc,DA	6.5 INC r ₁	
	1	6.5 RLC R ₁	6.5 RLC I _{R1}	6.5 ADC r ₁ ,r ₂	6.5 ADC r ₁ ,r ₂	10.5 ADC R ₂ ,R ₁	10.5 ADC I _{R2} ,R ₁	10.5 ADC R ₁ ,IM	10.5 ADC I _{R1} ,IM								
	2	6.5 INC R ₁	6.5 INC I _{R1}	6.5 SUB r ₁ ,r ₂	6.5 SUB r ₁ ,r ₂	10.5 SUB R ₂ ,R ₁	10.5 SUB I _{R2} ,R ₁	10.5 SUB R ₁ ,IM	10.5 SUB I _{R1} ,IM								
	3	8.0 JP I _{RR1}	6.1 SRP IM	6.5 SBC r ₁ ,r ₂	6.5 SBC r ₁ ,r ₂	10.5 SBC R ₂ ,R ₁	10.5 SBC I _{R2} ,R ₁	10.5 SBC R ₁ ,IM	10.5 SBC I _{R1} ,IM								
	4	8.5 DA R ₁	8.5 DA I _{R1}	6.5 OR r ₁ ,r ₂	6.5 OR r ₁ ,r ₂	10.5 OR R ₂ ,R ₁	10.5 OR I _{R2} ,R ₁	10.5 OR R ₁ ,IM	10.5 OR I _{R1} ,IM								
	5	10.5 POP R ₁	10.5 POP I _{R1}	6.5 AND r ₁ ,r ₂	6.5 AND r ₁ ,r ₂	10.5 AND R ₂ ,R ₁	10.5 AND I _{R2} ,R ₁	10.5 AND R ₁ ,IM	10.5 AND I _{R1} ,IM								
	6	6.5 COM R ₁	6.5 COM I _{R1}	6.5 TCM r ₁ ,r ₂	6.5 TCM r ₁ ,r ₂	10.5 TCM R ₂ ,R ₁	10.5 TCM I _{R2} ,R ₁	10.5 TCM R ₁ ,IM	10.5 TCM I _{R1} ,IM							6.0 STOP	
	7	10/12.1 PUSH R ₂	12/14.1 PUSH I _{R2}	6.5 TM r ₁ ,r ₂	6.5 TM r ₁ ,r ₂	10.5 TM R ₂ ,R ₁	10.5 TM I _{R2} ,R ₁	10.5 TM R ₁ ,IM	10.5 TM I _{R1} ,IM							7.0 HALT	
	8	10.5 DECW R ₁	10.5 DECW I _{R1}													6.1 DI	
	9	6.5 RL R ₁	6.5 RL I _{R1}													6.1 EI	
	A	10.5 INCW R ₁	10.5 INCW I _{R1}	6.5 CP r ₁ ,r ₂	6.5 CP r ₁ ,r ₂	10.5 CP R ₂ ,R ₁	10.5 CP I _{R2} ,R ₁	10.5 CP R ₁ ,IM	10.5 CP I _{R1} ,IM							14.0 RET	
	B	6.5 CLR R ₁	6.5 CLR I _{R1}	6.5 XOR r ₁ ,r ₂	6.5 XOR r ₁ ,r ₂	10.5 XOR R ₂ ,R ₁	10.5 XOR I _{R2} ,R ₁	10.5 XOR R ₁ ,IM	10.5 XOR I _{R1} ,IM							16.0 IRET	
	C	6.5 RRC R ₁	6.5 RRC I _{R1}	12.0 LDC r ₁ ,r ₂	18.0 LDCI I _{R1} ,r ₂					10.5 LD r ₁ ,x,R ₂						6.5 RCF	
	D	6.5 SRA R ₁	6.5 SRA I _{R1}	12.0 LDC r ₂ ,I _{R1}	18.0 LDCI I _{R2} ,I _{R1}	20.0 CALL IRR ₁				20.0 CALL DA	10.5 LD r ₂ ,x,R ₁					6.5 SCF	
	E	6.5 RR R ₁	6.5 RR I _{R1}		6.5 LD r ₁ ,R ₂	10.5 LD R ₂ ,R ₁	10.5 LD I _{R2} ,R ₁	10.5 LD R ₁ ,IM	10.5 LD I _{R1} ,IM							6.5 CCF	
	F	8.5 SWAP R ₁	8.5 SWAP I _{R1}		6.5 LD I _{R1} ,r ₂		10.5 LD R ₂ ,I _{R1}									6.0 NOP	

Bytes per instruction: {2, 3, 2, 3, 1}



Legend:
 R = 8-bit address
 r = 4-bit address
 R₁ or r₁ = Dst address
 R₂ or r₂ = Src address

Sequence:
 Opcode, First Operand, Second Operand
 NOTE: The blank areas are not defined.

*2-byte instruction, fetch cycle appears as a 3-byte instruction

ABSOLUTE MAXIMUM RATINGS

Voltages on all pins with respect to GND -0.3V to + 7.0V
 Operating Ambient Temperature See Ordering Information
 Storage Temperature -65°C to + 150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are as follows:

- $+4.5 \leq V_{CC} \leq +5.5$
- GND = 0V
- $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$




Figure 12. Test Load 1

DC CHARACTERISTICS

Symbol	Parameter	Min	Typ	Max	Unit	Condition
V_{CH}	Clock Input High Voltage	3.8		V_{CC}	V	Driven by External Clock Generator
V_{CL}	Clock Input Low Voltage	-0.3		0.8	V	Driven by External Clock Generator
V_{IH}	Input High Voltage	2.0		V_{CC}	V	
V_{IL}	Input Low Voltage	-0.3		0.8	V	
V_{RH}	Reset Input High Voltage	3.8		V_{CC}	V	
V_{RL}	Reset Input Low Voltage	-0.3		0.8	V	
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = -250\mu\text{A}$
V_{OH}	Output High Voltage	$V_{CC} - 100\text{ mV}$			V	$I_{OH} = -100\mu\text{A}$
V_{OL}	Output Low Voltage			0.4	V	$I_{OL} = +2.0\text{ mA}$
I_{IL}	Input Leakage	-10		10	μA	$0V \leq V_{IN} \leq +5.25V$
I_{OL}	Output Leakage	-10		10	μA	$0V \leq V_{IN} \leq +5.25V$
I_{IR}	Reset Input Current			-50	μA	$V_{CC} = +5.25V, V_{RL} = 0V$
I_{CC}	Supply Current			50	mA	All outputs and I/O pins floating
I_{CC_1}	Standby Current		5		mA	Halt Mode
I_{CC_2}	Standby Current			10	μA	Stop Mode

NOTE:

I_{CC_2} low power requires loading TMR (%F1) with any value prior to stop execution.

Use sequence:

LD TMR, #%00.
NOP
STOP

T-49-19-07




Figure 14. Additional Timing

AC CHARACTERISTICS

Additional Timing Table

Z86C10					
Number	Symbol	Parameter	Min	Max	Notes*
1	T _{pC}	Input Clock Period	83	100,000	1
2	T _{fC} , T _{fC}	Clock Input Rise and Fall Times		15	1
3	T _{wC}	Input Clock Width	70		1
4	T _{wTinL}	Timer Input Low Width	70		2
5	T _{wIL}	Interrupt Request Input Low Time	70		2,3

NOTES

1. Clock timing references use 3.8V for a logic "1" and 0.8V for a logic "0".
 2. Timing references use 2.0V for a logic "1" and 0.8V for a logic "0".
 3. Interrupt request via Port 8.

3. Interrupt request via Port 3.

- Units in nanoseconds (ns).