LH28F800BG-L (FOR SOP) CONTENTS

DESCRIPTION489
FEATURES489
COMPARISON TABLE490
PIN CONNECTIONS490
BLOCK ORGANIZATION491
BLOCK DIAGRAM491
PIN DESCRIPTION492
1. INTRODUCTION493
1.1 New Features
1.2 Product Overview
2. PRINCIPLES OF OPERATION496
2.1 Data Protection
3. BUS OPERATION496
3.1 Read
3.2 Output Disable
3.3 Standby
3.4 Deep Power-Down
3.5 Read Identifier Codes Operation
3.6 Write
4. COMMAND DEFINITIONS498
4.1 Read Array Command
4.2 Read Identifier Codes Command
4.3 Read Status Register Command
4.4 Clear Status Register Command
4.5 Block Erase Command
4.6 Word Write Command
4.7 Block Erase Suspend Command
4.8 Word Write Suspend Command
4.9 Block Locking
4.9.1 VPP = VIL FOR COMPLETE PROTECTION
4.9.2 BLOCK UNLOCKING
5. DESIGN CONSIDERATIONS508
5.1 Three-Line Output Control
5.2 RY/BY#, Block Erase and Word Write Polling
5.3 Power Supply Decoupling
5.4 VPP Trace on Printed Circuit Boards
5.5 Vcc, Vpp, RP# Transitions
5.6 Power-Up/Down Protection

6. ELECTRICAL SPECIFICATIONS510
6.1 Absolute Maximum Ratings
6.2 Operating Conditions
6.2.1 CAPACITANCE
6.2.2 AC INPUT/OUTPUT TEST CONDITIONS
6.2.3 DC CHARACTERISTICS
6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS
6.2.5 AC CHARACTERISTICS - WRITE OPERATIONS
6.2.6 ALTERNATIVE CE#-CONTROLLED WRITES
6.2.7 RESET OPERATIONS
6.2.8 BLOCK ERASE AND WORD WRITE PERFORMANCE
7 ORDERING INFORMATION527

5.7 Power Consumption

LH28F800BG-L (FOR SOP)

8 M-bit (512 kB x 16) SmartVoltage Flash Memory

DESCRIPTION

The LH28F800BG-L flash memory with Smart Voltage technology is a high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications. The LH28F800BG-L can operate at Vcc = 2.7 V and VPP = 2.7 V. Its low voltage operation capability realizes longer battery life and suits for cellular phone application. Its boot, parameter and main-blocked architecture, flexible voltage and enhanced cycling capability provide for highly flexible component suitable for portable terminals and personal computers. Its enhanced suspend capabilities provide for an ideal solution for code + data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the LH28F800BG-L offers two levels of protection: absolute protection with VPP at GND, selective hardware boot block locking. These alternatives give designers ultimate control of their code security needs.

FEATURES

- SmartVoltage technology
 - 2.7 V, 3.3 V or 5 V Vcc
 - 2.7 V, 3.3 V, 5 V or 12 V VPP
- · High performance read access time LH28F800BG-L85
 - 85 ns (5.0±0.25 V)/90 ns (5.0±0.5 V)/ 100 ns (3.3±0.3 V)/120 ns (2.7 to 3.6 V)

LH28F800BG-L12

- 120 ns (5.0±0.5 V)/130 ns (3.3±0.3 V)/ 150 ns (2.7 to 3.6 V)
- Enhanced automated suspend options
 - Word write suspend to read
 - Block erase suspend to word write
 - Block erase suspend to read


- Enhanced data protection features
 - Absolute protection with VPP = GND
 - Block erase/word write lockout during power transitions
 - Boot blocks protection except RP# = Vhh
- SRAM-compatible write interface
- Optimized array blocking architecture
 - Two 4 k-word boot blocks
 - Six 4 k-word parameter blocks
 - Fifteen 32 k-word main blocks
 - Top or bottom boot location
- Enhanced cycling capability
 - 100 000 block erase cycles
- Low power management
 - Deep power-down mode
 - Automatic power saving mode decreases Icc in static mode
- Automated word write and block erase
 - Command user interface
 - Status register
- ETOX^{TM*} V nonvolatile flash technology
- Package
 - 44-pin SOP (SOP044-P-0600)
- * ETOX is a trademark of Intel Corporation.

COMPARISON TABLE

VERSIONS	OPERATING TEMPERATURE	PACKAGE	DC CHARACTERISTICS Vcc deep power-down current (MAX.)	WRITE PROTECT FUNCTION FOR BOOT BLOCKS	
LH28F800BG-L	0 to +70°C	44-pin SOP	10.04	Controlled by RP# pin	
(FOR SOP)	0 10 +70 C	44-pin 50P	10 μΑ		
LH28F800BG-L*1	0 to +70°C	48-pin TSOP (I)	104	Controlled by	
(FOR TSOP, CSP)	0 10 +70 0	48-ball CSP	10 μA	WP# and RP# pins	
LH28F800BGH-L*1	40 to .0E9C	48-pin TSOP (I)	20.114	Controlled by	
(FOR TSOP, CSP)	−40 to +85°C	48-ball CSP	20 μΑ	WP# and RP# pins	

^{*1} Refer to the datasheet of LH28F800BG-L/BGH-L (FOR TSOP, CSP).

PIN CONNECTIONS



BLOCK ORGANIZATION


This product features an asymmetrically-blocked architecture providing system memory integration. Each erase block can be erased independently of the others up to 100 000 times. For the address locations of the blocks, see the memory map in **Fig. 1**.

Boot Blocks : The two boot blocks are intended to replace a dedicated boot PROM in a microprocessor or microcontroller-based system. The boot blocks of 4 k words (4 096 words) feature hardware controllable write-protection to protect the crucial microprocessor boot code from accidental modification. The protection of the boot blocks is controlled using a combination of the VPP and RP# pins.

Parameter Blocks: The boot block architecture includes parameter blocks to facilitate storage of frequently update small parameters that would normally require an EEPROM. By using software techniques, the byte-rewrite functionality of EEPROMs can be emulated. Each boot block component contains six parameter blocks of 4 k words (4 096 words) each. The parameter blocks are not write-protectable.

Main Blocks : The reminder is divided into main blocks for data or code storage. Each 8 M-bit device contains fifteen 32 k words (32 768 words) blocks.

BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	TYPE	NAME AND FUNCTION					
Ao-A18	INPUT	ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses					
A0-A18	INFO	are internally latched during a write cycle.					
		DATA INPUT/OUTPUTS: Inputs data and commands during CUI write cycles; outputs					
DO: DO:-	INPUT/	data during memory array, status register and identifier code read cycles. Data pins float					
DQ0-DQ15	OUTPUT	b high-impedance when the chip is deselected or outputs are disabled. Data is					
		internally latched during a write cycle.					
		CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense					
CE#	INPUT	amplifiers. CE#-high deselects the device and reduces power consumption to standby					
		levels.					
		RESET/DEEP POWER-DOWN: Puts the device in deep power-down mode and resets					
		internal automation. RP#-high enables normal operation. When driven low, RP# inhibits					
55.	INIDIAT	write operations which provide data protection during power transitions. Exit from deep					
RP#	INPUT	power-down sets the device to read array mode. With RP# = VHH, block erase or word					
		write can operate to all blocks. Block erase or word write with VIH < RP# < VHH produce					
		spurious results and should not be attempted.					
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.					
)A/IT#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are					
WE# INPUT		latched on the rising edge of the WE# pulse.					
		READY/BUSY: Indicates the status of the internal WSM. When low, the WSM is					
		performing an internal operation (block erase or word write). RY/BY#-high indicates that					
RY/BY#	OUTPUT	the WSM is ready for new commands, block erase is suspended, and word write is					
H1/61#	OUTPUT	inactive, word write is suspended, or the device is in deep power-down mode. RY/BY#					
		is always active and does not float when the chip is deselected or data outputs are					
		disabled.					
		BLOCK ERASE AND WORD WRITE POWER SUPPLY: For erasing array blocks or					
VPP	SUPPLY	writing words. With VPP ≤ VPPLK, memory contents cannot be altered. Block erase and					
VII	001121	word write with an invalid VPP (see Section 6.2.3 "DC CHARACTERISTICS") produce					
		spurious results and should not be attempted.					
		DEVICE POWER SUPPLY: Internal detection configures the device for 2.7 V, 3.3 V or					
		5 V operation. To switch from one voltage to another, ramp Vcc down to GND and then					
Voc CUDDIV		ramp Vcc to the new voltage. Do not float any power pins. With Vcc ≤ VLKo, all write					
Vcc	SUPPLY	attempts to the flash memory are inhibited. Device operations at invalid Vcc voltage					
		(see Section 6.2.3 "DC CHARACTERISTICS") produce spurious results and should					
		not be attempted.					
GND	SUPPLY	GROUND: Do not float any ground pins.					
NC		NO CONNECT: Lead is not internal connected; recommend to be floated.					

1 INTRODUCTION

This datasheet contains LH28F800BG-L specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4 and 5 describe the memory organization and functionality. Section 6 covers electrical specifications. LH28F800BG-L flash memory documentation also includes ordering information which is referenced in Section 7.

1.1 **New Features**

Key enhancements of LH28F800BG-L SmartVoltage flash memory are:

- SmartVoltage Technology
- Enhanced Suspend Capabilities
- Boot Block Architecture

Note following important differences:

- VPPLK has been lowered to 1.5 V to support 2.7 V, 3.3 V and 5 V block erase and word write operations. Designs that switch VPP off during read operations should make sure that the VPP voltage transitions to GND.
- To take advantage of SmartVoltage technology, allow VPP connection to 2.7 V. 3.3 V or 5 V.

1.2 Product Overview

The LH28F800BG-L is a high-performance 8 M-bit SmartVoltage flash memory organized as 512 kword of 16 bits. The 512 k-word of data is arranged in two 4 k-word boot blocks, six 4 k-word parameter blocks and fifteen 32 k-word main blocks which are individually erasable in-system. The memory map is shown in Fig. 1.

SmartVoltage technology provides a choice of Vcc and VPP combinations, as shown in Table 1, to meet system performance and power expectations. 2.7 V Vcc consumes approximately one-fifth the power of 5 V Vcc and 3.3 V Vcc consumes approximately one-fourth the power of 5 V Vcc. But, 5 V Vcc provides the highest read performance, VPP at 2.7 V, 3.3 V and 5 V eliminates the need for a separate 12 V converter. while VPP = 12 V maximizes block erase and word write performance. In addition to flexible erase and program voltages, the dedicated VPP pin gives complete data protection when VPP ≤ VPPLK.

Table 1 Vcc and VPP Voltage Combinations Offered by SmartVoltage Technology

Vcc VOLTAGE	VPP VOLTAGE
2.7 V	2.7 V, 3.3 V, 5 V, 12 V
3.3 V	3.3 V, 5 V, 12 V
5 V	5 V, 12 V

Internal Vcc and VPP detection circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase and word write operations.

A block erase operation erases one of the device's 32 k-word blocks typically within 0.39 second (5 V Vcc, 12 V VPP), 4 k-word blocks typically within 0.25 second (5 V Vcc, 12 V VPP) independent of other blocks. Each block can be independently erased 100 000 times. Block erase suspend mode allows system software to suspend block erase to read data from, or write data to any other block.

Writing memory data is performed in word increments of the device's 32 k-word blocks typically within 8.4 µs (5 V Vcc. 12 V Vpp), 4 k-word blocks typically within 17 µs (5 V Vcc, 12 V VPP). Word write suspend mode enables the system to read data from, or write data to any other flash memory array location.

The boot block is located at either the top or the bottom of the address map in order to accommodate different micro-processor protect for boot code location. The hardware-lockable boot block provides complete code security for the kernel code required for system initialization. Locking and unlocking of the boot block is controlled by RP# (see **Section 4.9** for details). Block erase or word write for boot block must not be carried out by RP# to VIH.

The status register indicates when the WSM's block erase or word write operation is finished.

The RY/BY# output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using RY/BY# minimizes both CPU overhead and system power consumption. When low, RY/BY# indicates that the WSM is performing a block erase or word write. RY/BY#-high indicates that the WSM is ready for a new command, block erase is suspended (and word write is inactive), word write is suspended, or the device is in deep power-down mode.

The access time is 85 ns (tavov) at the Vcc supply voltage range of 4.75 to 5.25 V over the temperature range (0 to $+70^{\circ}$ C). At 4.5 to 5.5 V Vcc, the access time is 90 ns or 120 ns. At lower Vcc voltage, the access time is 100 ns or 130 ns (3.0 to 3.6 V) and 120 ns or 150 ns (2.7 to 3.6 V).

The Automatic Power Saving (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical ICCR current is 1 mA at 5 V Vcc and 3 mA at 2.7 V and 3.3 V Vcc.

When CE# and RP# pins are at Vcc, the Icc CMOS standby mode is enabled. When the RP# pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time (tPHQV) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time (tPHEL) from RP#-high until writes to the CUI are recognized. With RP# at GND, the WSM is reset and the status register is cleared.

Top Boot 7FFFF 4 k-Word Boot Block 0 7F000 7EFFF 1 4 k-Word Boot Block 7E000 7DFFF 4 k-Word Parameter Block 0 7D000 7CFFF 1 4 k-Word Parameter Block 7C000 7BFFF 2 4 k-Word Parameter Block 7B000 7AFFF 4 k-Word Parameter Block 3 7A000 79FFF 4 4 k-Word Parameter Block 79000 78FFF 5 4 k-Word Parameter Block 78000 77FFF 32 k-Word Main Block 0 70000 6FFFF 32 k-Word Main Block 1 68000 67FFF 32 k-Word Main Block 2 60000 5FFFF 32 k-Word Main Block 3 58000 57FFF 4 32 k-Word Main Block 50000 4FFFF 5 32 k-Word Main Block 48000 47FFF 32 k-Word Main Block 6 40000 3FFFF 7 32 k-Word Main Block 38000 37FFF 32 k-Word Main Block 8 30000 2FFFF 32 k-Word Main Block 9 28000 27FFF 32 k-Word Main Block 10 20000 1FFFF 32 k-Word Main Block 11 18000 17FFF 32 k-Word Main Block 12 10000 **OFFFF** 32 k-Word Main Block 13 08000 07FFF 14 32 k-Word Main Block 00000

Bottom Boot

	Bottom Boot	
7FFFF 78000	32 k-Word Main Block	14
77FFF 70000	32 k-Word Main Block	13
6FFFF 68000	32 k-Word Main Block	12
67FFF 60000	32 k-Word Main Block	11
5FFFF 58000	32 k-Word Main Block	10
57FFF 50000	32 k-Word Main Block	9
4FFFF 48000	32 k-Word Main Block	8
47FFF 40000	32 k-Word Main Block	7
3FFFF 38000	32 k-Word Main Block	6
37FFF 30000	32 k-Word Main Block	5
2FFFF 28000	32 k-Word Main Block	4
27FFF 20000	32 k-Word Main Block	3
1FFFF 18000	32 k-Word Main Block	2
17FFF 10000	32 k-Word Main Block	1
0FFFF 08000	32 k-Word Main Block	0
07FFF 07000	4 k-Word Parameter Block	5
06FFF 06000	4 k-Word Parameter Block	4
05000 05FFF 05000	4 k-Word Parameter Block	3
04000 04FFF 04000	4 k-Word Parameter Block	2
03FFF 03000	4 k-Word Parameter Block	1
02FFF 02000	4 k-Word Parameter Block	0
02000 01FFF 01000	4 k-Word Boot Block	1
00FFF	4 k-Word Boot Block	0

NOTES .

NOTES .	
BLOCK CONFIGURATION	VERSIONS
Top Boot	LH28F800BG-TL
Bottom Boot	LH28F800BG-BL

Fig. 1 Memory Map

00000

2 PRINCIPLES OF OPERATION

The LH28F800BG-L SmartVoltage flash memory includes an on-chip WSM to manage block erase and word write functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erasure and word write, and minimal processor overhead with RAM-like interface timings.

After initial device power-up or return from deep power-down mode (see **Table 2 "Bus Operations"**), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the VPP voltage. High voltage on VPP enables successful block erasure and word writing. All functions associated with altering memory contents—block erase, word write, status and identifier codes—are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase and word write. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification and margining of data. Addresses and data are internally latched during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes or outputs status register data.

Interface software that initiates and polls progress of block erase and word write can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read/write data from/to blocks other than that which is suspended. Word write suspend allows system

software to suspend a word write to read data from any other flash memory array location.

2.1 Data Protection

Depending on the application, the system designer may choose to make the VPP power supply switchable (available only when memory block erases or word writes are required) or hardwired to VPPH1/2/3. The device accommodates either design practice and encourages optimization of the processor-memory interface.

When VPP ≤ VPPLK, memory contents cannot be altered. The CUI, with two-step block erase or word write command sequences, provides protection from unwanted operations even when high voltage is applied to VPP. All write functions are disabled when Vcc is below the write lockout voltage VLKO or when RP# is at VIL. The device's boot blocks locking capability for RP# provides additional protection from inadvertent code or data alteration by block erase and word write operations. Refer to **Table 5** for write protection alternatives.

3 BUS OPERATION

The local CPU reads and writes flash memory insystem. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

3.1 Read

Information can be read from any block, identifier codes or status register independent of the VPP voltage. RP# can be at either VIH or VHH.

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Four control pins dictate the data flow in and out of the component: CE#, OE#, WE# and RP#. CE# and OE# must be driven active to obtain

data at the outputs. CE# is the device selection control, and when active enables the selected memory device. OE# is the data output (DQ0-DQ15) control and when active drives the selected memory data onto the I/O bus. WE# must be at ViH and RP# must be at ViH or VHH. Fig. 11 illustrates read cycle.

3.2 Output Disable

With OE# at a logic-high level (VIH), the device outputs are disabled. Output pins (DQ0-DQ15) are placed in a high-impedance state.

3.3 Standby

CE# at a logic-high level (VIH) places the device in standby mode which substantially reduces device power consumption. DQo-DQ15 outputs are placed in a high-impedance state independent of OE#. If deselected during block erase or word write, the device continues functioning, and consuming active power until the operation completes.

3.4 Deep Power-Down

RP# at VIL initiates the deep power-down mode.

In read modes, RP#-low deselects the memory. places output drivers in a high-impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100 ns. Time tPHQV is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase or word write modes, RP#-low will abort the operation. RY/BY# remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time tPHWL is required after RP# goes to logic-high (VIH) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase or word write modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacture code and device code (see Fig. 2). Using the manufacture and device codes, the system CPU can automatically match the device with its proper algorithms.




Fig. 2 Device Identifier Code Memory Map

3.6 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When VCC = VCC1/2/3/4 and VPP = VPPH1/2/3, the CUI additionally controls block erasure and word write.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Word Write command requires the command and address of the location to be written.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Fig. 12 and Fig. 13 illustrate WE# and CE# controlled write operations.

4 COMMAND DEFINITIONS

When the VPP voltage ≤ VPPLK, read operations from the status register, identifier codes, or blocks are enabled. Placing VPPH1/2/3 on VPP enables successful block erase and word write operations.

Device operations are selected by writing specific commands into the CUI. **Table 3** defines these commands.

Table 2 Bus Operations

MODE	NOTE	RP#	CE#	OE#	WE#	ADDRESS	VPP	DQ ₀₋₁₅	RY/BY#
Read	1, 2, 3, 8	VIH or VHH	VIL	VIL	VIH	X	Χ	Dout	Х
Output Disable	3	Vih or Vhh	ViL	ViH	ViH	Х	Х	High Z	Х
Standby	3	VIH or VHH	Vін	Х	Х	Х	Х	High Z	Х
Deep Power-Down	4	VIL	Х	Х	Х	Х	Х	High Z	Voн
Read Identifier Codes	8	Vih or Vhh	VIL	VIL	ViH	See Fig. 2	Χ	(NOTE 5)	Voн
Write	3, 6, 7, 8	Vih or Vhh	VIL	ViH	ViL	Х	Х	DIN	Х

- Refer to Section 6.2.3 "DC CHARACTERISTICS".
 When VPP ≤ VPPLK, memory contents can be read, but not altered.
- X can be VIL or VIH for control pins and addresses, and VPPLK or VPPH1/2/3 for VPP. See Section 6.2.3 "DC CHARACTERISTICS" for VPPLK and VPPH1/2/3 voltages.
- RY/BY# is VoL when the WSM is executing internal block erase or word write algorithms. It is VoH during when the WSM is not busy, in block erase suspend mode (with word write inactive), word write suspend mode or deep power-down mode.
- RP# at GND±0.2 V ensures the lowest deep powerdown current.
- 5. See Section 4.2 for read identifier code data.
- Command writes involving block erase or word write are reliably executed when VPP = VPPH1/2/3 and VCC = VCC1/2/3/4. Block erase or word write with VIH < RP# < VHH produce spurious results and should not be attempted.
- 7. Refer to **Table 3** for valid DIN during a write operation.
- 8. Don't use the timing both OE# and WE# are VIL.

Table 3 Command Definitions (NOTE 7)

001111110	BUS CYCLES	NATE	FIRST BUS CYCLE			SECOND BUS CYCLE		
COMMAND	REQ'D.	NOTE	Oper (NOTE 1)	Addr (NOTE 2)	Data (NOTE 3)	Oper (NOTE 1)	Addr (NOTE 2)	Data (NOTE 3)
Read Array/Reset	1		Write	Х	FFH			
Read Identifier Codes	≥ 2	4	Write	Х	90H	Read	IA	ID
Read Status Register	2		Write	Х	70H	Read	Х	SRD
Clear Status Register	1		Write	Х	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Word Write	2	5, 6	Write	WA	40H or 10H	Write	WA	WD
Block Erase and	4	5	Write	х	BOH			
Word Write Suspend	1	5	VVIILE		БОП			
Block Erase and	4	5	Write	x	D0H			
Word Write Resume		၂	vvrite	_ ^	DUN			

- 1. Bus operations are defined in Table 2.
- 2. X = Any valid address within the device.
 - IA = Identifier code address : see Fig. 2.
 - BA = Address within the block being erased.
 - WA = Address of memory location to be written.
- SRD = Data read from status register. See Table 6 for a description of the status register bits.
 - WD = Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).
 - ID = Data read from identifier codes.
- Following the Read Identifier Codes command, read operations access manufacture and device codes. See Section 4.2 for read identifier code data.

- If the block is boot block, RP# must be at VHH to enable block erase or word write operations. Attempts to issue a block erase or word write to a boot block while RP# is VIH.
- Either 40H or 10H is recognized by the WSM as the word write setup.
- Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase or word write, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Word Write Suspend command. The Read Array command functions independently of the VPP voltage and RP# can be VIH or VHH.

4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Fig. 2 retrieve the manufacture and device codes (see Table 4 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the VPP voltage and RP# can be VIH or VHH. Following the Read Identifier Codes command, the following information can be read:

Table 4 Identifier Codes

CODE	ADDRESS	DATA							
Manufacture Code	00000H	00B0H							
Device Code (Top Boot)	00001H	0060H							
Device Code (Bottom Boot)	00001H	0062H							

4.3 Read Status Register Command

The status register may be read to determine when a block erase or word write is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on

the falling edge of OE# or CE#, whichever occurs. OE# or CE# must toggle to VIH before further reads to update the status register latch. The Read Status Register command functions independently of the VPP voltage. RP# can be VIH or VHH.

4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3 or SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see **Table 6**). By allowing system software to reset these bits, several operations (such as cumulatively erasing multiple blocks or writing several words in sequence) may be performed. The status register may be polled to determine if an error occurred during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied VPP voltage. RP# can be VIH or VHH. This command is not functional during block erase or word write suspend modes.

4.5 Block Erase Command

Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by a block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFFFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Fig. 3). The CPU can detect block erase completion by analyzing the output data of the RY/BY# pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions.

The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when Vcc = VCC1/2/3/4 and VPP = VPPH1/2/3. In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while VPP ≤ VPPLK, SR.3 and SR.5 will be set to "1". Successful block erase for boot blocks requires that the corresponding if set, that RP# = VHH. If block erase is attempted to boot block when the corresponding RP#=VIH, SR.1 and SR.5 will be set to "1". Block erase operations with VIH < RP# < VHH produce spurious results and should not be attempted.

4.6 Word Write Command

Word write is executed by a two-cycle command sequence. Word write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the word write and write verify algorithms internally. After the word write sequence is written, the device automatically outputs status register data when read (see **Fig. 4**). The CPU can detect the completion of the word write event by analyzing the RY/BY# pin or status register bit SR.7.

When word write is complete, status register bit SR.4 should be checked. If word write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word writes can only occur when Vcc = Vcc1/2/3/4 and VPP = VPPH1/2/3. In the absence of this high voltage, memory contents are protected against word writes. If word write is attempted while VPP \leq VPPLK, status register bits SR.3 and SR.4 will be set to "1". Successful word write for boot blocks requires that the corresponding if set, that RP# = VHH. If word write is attempted to boot block when the corresponding RP# = VIH, SR.1 and SR.4 will be set to "1". Word write operations with ViH < RP# < VHH produce spurious results and should not be attempted.

4.7 Block Erase Suspend Command

The Block Erase Suspend command allows block erase interruption to read or word write data in another block of memory. Once the block erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). RY/BY# will also transition to Voh. Specification twhRH2 defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A Word Write command sequence can also be issued during erase suspend to program data in other blocks. Using the Word Write Suspend command (see **Section 4.8**), a word write operation can also be suspended. During a word write operation with block erase suspended, status register bit SR.7 will return to "0" and the RY/BY# output will transition to Vol. However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume, After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and RY/BY# will return to Vol. After the Erase Resume command is written, the device automatically outputs status register data when read (see Fig. 5). VPP must remain at VPPH1/2/3 (the same VPP level used for block erase) while block erase is suspended. RP# must also remain at VIH or VHH (the same RP# level used for block erase). Block erase cannot resume until word write operations initiated during block erase suspend have completed.

4.8 Word Write Suspend Command

The Word Write Suspend command allows word write interruption to read data in other flash memory locations. Once the word write process starts, writing the Word Write Suspend command requests that the WSM suspend the word write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Word Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the word write operation has been suspended (both will be set to "1"). RY/BY# will also transition to Voh. Specification twhrhild defines the word write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while word write is suspended are Read Status Register and Word Write Resume. After Word Write Resume command is written to the flash memory, the WSM will continue the word write process. Status register bits SR.2 and SR.7 will automatically clear and RY/BY# will return to Vol. After the Word Write Resume command is written, the device automatically outputs status

register data when read (see **Fig. 6**). VPP must remain at VPPH1/2/3 (the same VPP level used for word write) while in word write suspend mode. RP# must also remain at VIH or VHH (the same RP# level used for word write).

4.9 Block Locking

This Boot Block flash memory architecture features two hardware-lockable boot blocks so that the kernel code for the system can be kept secure while other blocks are programmed or erased as necessary.

4.9.1 VPP = VIL FOR COMPLETE PROTECTION

The VPP programming voltage can be held low for complete write protection of all blocks in the flash device.

4.9.2 BLOCK UNLOCKING

RP# = VHH unlocks all lockable blocks.

These blocks can now be programmed or erased.

RP# controls all block locking and VPP provides protection against spurious writes. **Table 5** defines the write protection methods.

Table 5 Write Protection Alternatives

OPERATION	VPP	RP#	EFFECT
Block Erase or Word Write	VIL	Х	All Blocks Locked.
		VIL	All Blocks Locked.
	> VPPLK	ViH	2 Boot Blocks Locked.
		Vнн	All Blocks Unlocked.

Table 6 Status Register Definition

WSMS	ESS	ES	wws	VPPS	wwss	DPS	R
7	6	5	4	3	2	1	0

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Readv

0 = Busy

SR.6 = ERASE SUSPEND STATUS (ESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = ERASE STATUS (ES)

1 = Error in Block Erase

0 = Successful Block Erase

SR.4 = WORD WRITE STATUS (WWS)

1 = Error in Word Write

0 = Successful Word Write

SR.3 = VPP STATUS (VPPS)

1 = VPP Low Detect, Operation Abort

0 = VPP OK

SR.2 = WORD WRITE SUSPEND STATUS (WWSS)

1 = Word Write Suspended

0 = Word Write in Progress/Completed

SR.1 = DEVICE PROTECT STATUS (DPS)

1 = RP# Lock Detected, Operation Abort

0 = Unlock

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

NOTES:


Check RY/BY# or SR.7 to determine block erase or word write completion. SR.6-0 are invalid while SR.7 = "0".

If both SR.5 and SR.4 are "1"s after a block erase attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of VPP level. The WSM interrogates and indicates the VPP level only after Block Erase or Word Write command sequences. SR.3 is not guaranteed to reports accurate feedback only when VPP ≠ VPPH1/2/3.

The WSM interrogates the RP# only after Block Erase or Word Write command sequences. It informs the system, depending on the attempted operation, if the RP# is not VHH.

SR.0 is reserved for future use and should be masked out when polling the status register.




BUS OPERATION	COMMAND	COMMENTS
Write	Erase Setup	Data = 20H Addr = Within Block to be Erased
Write	Erase Confirm	Data = D0H Addr = Within Block to be Erased
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy

Repeat for subsequent block erasures.

Full status check can be done after each block erase or after a sequence of block erasures.

Write FFH after the last block erase operation to place device in read array mode.

FULL STATUS CHECK PROCEDURE




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR.3 1 = VPP Error Detect
Standby		Check SR.1 1 = Device Protect Detect
Standby		Check SR.4, 5 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Block Erase Error

SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear. Status Register command in cases where multiple blocks are erased before full status is checked.

If error is detected, clear the status register before attempting retry or other error recovery.

Fig. 3 Automated Block Erase Flowchart

■ 8180798 0023638 ■




BUS OPERATION	COMMAND	COMMENTS
Write	Setup Word Write	Data = 40H or 10H Addr = Location to be Written
Write	Word Write	Data = Data to be Written Addr = Location to be Written
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy

Repeat for subsequent word writes.

SR full status check can be done after each word write or after a sequence of word writes.

Write FFH after the last word write operation to place device in read array mode.

FULL STATUS CHECK PROCEDURE



BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR.3 1 = VPP Error Detect
Standby		Check SR.1 1 = Device Protect Detect
Standby		Check SR.4 1 = Data Write Error

SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command in cases where multiple locations are written before full status is checked.

If error is detected, clear the status register before attempting retry or other error recovery.

Fig. 4 Automated Word Write Flowchart




Fig. 5 Block Erase Suspend/Resume Flowchart




Fig. 6 Word Write Suspend/Resume Flowchart

5 DESIGN CONSIDERATIONS

5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-line control provides for :

- a. Lowest possible memory power consumption.
- b. Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

5.2 RY/BY#, Block Erase and Word Write Polling

RY/BY# is a full CMOS output that provides a hardware method of detecting block erase and word write completion. It transitions low after block erase or word write commands and returns to VoH when the WSM has finished executing the internal algorithm.

RY/BY# can be connected to an interrupt input of the system CPU or controller. It is active at all times. RY/BY# is also VoH when the device is in block erase suspend (with word write inactive), word write suspend or deep power-down modes.

5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels

and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 μ F ceramic capacitor connected between its Vcc and GND and between its VPP and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7 μ F electrolytic capacitor should be placed at the array's power supply connection between Vcc and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

5.4 VPP Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designers pay attention to the VPP power supply trace. The VPP pin supplies the memory cell current for word writing and block erasing. Use similar trace widths and layout considerations given to the Vcc power bus. Adequate VPP supply traces and decoupling will decrease VPP voltage spikes and overshoots.

5.5 Vcc, Vpp, RP# Transitions

Block erase and word write are not guaranteed if VPP falls outside of a valid VPPH1/2/3 range, VCC falls outside of a valid VCC1/2/3/4 range, or RP# ≠ VIH or VHH. If VPP error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to VIL during block erase or word write, RY/BY# will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP# transitions to VIL clear the status register.

The CUI latches commands issued by system software and is not altered by VPP or CE# transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep powerdown or after Vcc transitions below VLKO.

After block erase or word write, even after VPP transitions down to VPPLK, the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block erasure or word writing during power transitions. Upon power-up, the device is indifferent as to which power supply (VPP or VCC) powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for VCC voltages above VLKO when VPP is active. Since both WE# and CE# must be low for a command write, driving either to VIH will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

RP# provide additional protection from inadvertent code or data alteration. The device is disabled while RP# = VIL regardless of its control inputs state.

5.7 Power Consumption

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solidstate storage can consume negligible power by lowering RP# to VIL standby or sleep modes. If access is again needed, the devices can be read following the tPHQV and tPHWL wake-up cycles required after RP# is first raised to VIH. See Section 6.2.4 through 6.2.6 "AC CHARACTERISTICS READ-ONLY and WRITE OPERATIONS" and Fig. 11, Fig. 12 and Fig.13 for more information.

6 ELECTRICAL SPECIFICATIONS

6.1 Absolute Maximum Ratings*

Output Short Circuit Current ----- 100 mA (NOTE 4)

NOTICE: The specifications are subject to change without notice. Verify with your local SHARP sales office that you have the latest datasheet before finalizing a design.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTES:

- Operating temperature is for commercial product defined by this specification.
- All specified voltages are with respect to GND. Minimum DC voltage is -0.5 V on input/output pins and -0.2 V on Vcc and VPP pins. During transitions, this level may undershoot to -2.0 V for periods < 20 ns. Maximum DC voltage on input/output pins and Vcc is Vcc+0.5 V which, during transitions, may overshoot to Vcc+2.0 V for periods < 20 ns.
- Maximum DC voltage on VPP and RP# may overshoot to +14.0 V for periods < 20 ns.
- Output shorted for no more than one second. No more than one output shorted at a time.

6.2 Operating Conditions

SYMBOL	PARAMETER	NOTE	MIN.	MAX.	UNIT	VERSION
TA	Operating Temperature	1	0	+70	°C	
VCC1	Vcc Supply Voltage (2.7 to 3.6 V)		2.7	3.6	V	
VCC2	Vcc Supply Voltage (3.3±0.3 V)	-	3.0	3.6	٧	
Vcc3	Vcc Supply Voltage (5.0±0.25 V)		4.75	5.25	٧	LH28F800BG-L85
VCC4	Vcc Supply Voltage (5.0±0.5 V)		4.50	5.50	٧	

NOTE:

1. Test condition: Ambient temperature


6.2.1 CAPACITANCE (NOTE 1)

т.	_	+25°	C f	_ 4	I M	Ц-
ŀΔ	=	+/2	L. T	=	I IVI	п/

SYMBOL	PARAMETER	TYP.	MAX.	UNIT	CONDITION
CIN	Input Capacitance	7	10	pF	VIN = 0.0 V
Соит	Output Capacitance	9	12	pF	Vout = 0.0 V


NOTE:

6.2.2 AC INPUT/OUTPUT TEST CONDITIONS




AC test inputs are driven at 2.7 V for a Logic "1" and 0.0 V for a Logic "0". Input timing begins, and output timing ends, at 1.35 V. Input rise and fall times (10% to 90%) < 10 ns.

Fig. 7 Transient Input/Output Reference Waveform for Vcc = 2.7 to 3.6 V



AC test inputs are driven at 3.0 V for a Logic "1" and 0.0 V for a Logic "0". Input timing begins, and output timing ends, at 1.5 V. Input rise and fall times (10% to 90%) < 10 ns.

Fig. 8 Transient Input/Output Reference Waveform for Vcc = 3.3±0.3 V and Vcc = 5.0±0.25 V (High Speed Testing Configuration)



AC test inputs are driven at VoH (2.4 VTTL) for a Logic "1" and VoL (0.45 VTTL) for a Logic "0". Input timing begins at VIH (2.0 VTTL) and VIL (0.8 VTTL). Output timing ends at VIH and VIL. Input rise and fall times (10% to 90%) < 10 ns.

Fig. 9 Transient Input/Output Reference Waveform for Vcc = 5.0±0.5 V (Standard Testing Configuration)

^{1.} Sampled, not 100% tested.




Fig. 10 Transient Equivalent Testing Load Circuit

Test Configuration Capacitance Loading Value

TEST CONFIGURATION	CL (pF)
Vcc = 3.3±0.3 V, 2.7 to 3.6 V	50
Vcc = 5.0±0.25 V (NOTE 1)	30
Vcc = 5.0±0.5 V	100

NOTE:

1. Applied to high-speed product, LH28F800BG-L85.

6.2.3 DC CHARACTERISTICS

			Vcc = 2.7	7 to 3.6 V	Vcc = 5	.0±0.5 V	LINUT	TEST
SYMBOL	PARAMETER	NOTE	TYP.	MAX.	TYP.	MAX.	UNIT	CONDITIONS
l	Land Comment	1		±0.5		±1	μA	Vcc = Vcc Max.
lu	Input Load Current			±0.5		<u> </u>	μΛ	Vin = Vcc or GND
l. =	Cutant Laskage Current	1		±0.5		±10	μA	Vcc = Vcc Max.
ILO	Output Leakage Current	'		±0.5		±10	μΛ	Vout = Vcc or GND
								CMOS Inputs
			25	50	30	100	μA	Vcc = Vcc Max.
land	Non Chamalhy Current	1, 3, 6				_		$CE# = RP# = Vcc\pm0.2 V$
Iccs	Vcc Standby Current	1, 3, 6						TTL Inputs
			0.2	2	0.4	2	mA	Vcc = Vcc Max.
								CE# = RP# = VIH
ICCD	Vcc Deep Power-Down	1	4	10		10	μA	$RP# = GND \pm 0.2 V$
ICCD	Current	<u>'</u>					μ, ,	IOUT (RY/BY#) = 0 mA
								CMOS Inputs
								Vcc = Vcc Max.
			15	25		50	mA	CE# = GND
,			13	2.5		30	mA	f = 5 MHz (3.3 V, 2.7 V),
	Vcc Read Current							8 MHz (5 V)
loop		1, 5, 6		<u> </u>				IOUT = 0 mA
ICCR		1, 5, 6					mA	TTL Inputs
						65 mA		Vcc = Vcc Max.
ļ				20				CE# = GND
				30				f = 5 MHz (3.3 V, 2.7 V),
								8 MHz (5 V)
-								IOUT = 0 mA
			5	17		_	mA	VPP = 2.7 to 3.6 V
Iccw	Vcc Word Write Current	1, 7	5	17		35	mA	VPP = 5.0±0.5 V
			5	12		30	mA	VPP = 12.0±0.6 V
			4	17			mA	VPP = 2.7 to 3.6 V
ICCE	Vcc Block Erase Current	1, 7	4	17		30	mA	VPP = 5.0±0.5 V
			4	12		25	mA	VPP = 12.0±0.6 V
Iccws	Vcc Word Write or Block	1 2	1	6	1	10	mA	CE# = VIH
ICCES	Erase Suspend Current	1, 2	l l	0			1117	
IPPS	Vpp Standby or Boad Current	1	±2	±15	±2	±15	μA	VPP ≤ VCC
IPPR	VPP Standby or Read Current		10	200	10	200	μA	VPP > VCC
IPPD	VPP Deep Power-Down Current	1	0.1	5	0.1	5	μА	RP# = GND±0.2 V
	- Canton	1	12	40	 		mA	VPP = 2.7 to 3.6 V
IPPW	VPP Word Write Current	1, 7		40		40	mA	VPP = 5.0±0.5 V
**				30		30	mA	VPP = 12.0±0.6 V
			8	25	 _		mA	VPP = 2.7 to 3.6 V
IPPE	VPP Block Erase Current	1, 7		25		25	mA	VPP = 5.0±0.5 V
IFFE	ALL DIOCK FIASE CRITCH	', '		20		20	mA	VPP = 12.0±0.6 V
IPPWS	VPP Word Write or Block	-	 		+		+	
ILLMS	ALL MOID MILE OF DIOCK	1	10	200	10	200	μA	VPP = VPPH1/2/3

6.2.3 DC CHARACTERISTICS (contd.)

SYMBOL	PARAMETER	NOTE	Vcc = 2.	7 to 3.6 V	Vcc = 5.0±0.5 V		UNIT	TEST
O INIDOL	TANAMETER	NOIL	MIN.	MAX.	MIN.	MAX.	OIVIII	CONDITIONS
VIL	Input Low Voltage	7	-0.5	0.8	-0.5	0.8	٧	
VIH	Input High Voltage	7	2.0	Vcc +0.5	2.0	Vcc +0.5	٧	
Vol	Output Low Voltage	3, 7		0.4		0.45	٧	Vcc = Vcc Min. loL = 5.8 mA (5 V) loL = 2.0 mA (3.3 V, 2.7 V)
VoH1	Output High Voltage (TTL)	3, 7	2.4		2.4		V	Vcc = Vcc Min. IoH = -2.5 mA (5 V) IoH = -2.0 mA (3.3 V, 2.7 V)
Voh2	Output High Voltage	3, 7	0.85 Vcc		0.85 Vcc		٧	Vcc = Vcc Min. IoH = -2.5 mA
	(CMOS)	σ, ,	Vcc -0.4		Vcc -0.4		٧	Vcc ≐ Vcc Min. Ioн = −100 µA
VPPLK	VPP Lockout Voltage during Normal Operations	4, 7		1.5		1.5	٧	
VPPH1	VPP Voltage during Word Write or Block Erase Operations		2.7	3.6	_	_	٧	
VPPH2	VPP Voltage during Word Write or Block Erase Operations		4.5	5.5	4.5	5.5	٧	
V PPH3	VPP Voltage during Word Write or Block Erase Operations		11.4	12.6	11.4	12.6	٧	
VLKO	Vcc Lockout Voltage		2.0		2.0		٧	
Vнн	RP# Unlock Voltage	8, 9	11.4	12.6	11.4	12.6	V	Unlock boot blocks

- All currents are in RMS unless otherwise noted. Typical values at nominal Vcc voltage and TA = +25°C. These currents are valid for all product versions (packages and speeds).
- Iccws and Icces are specified with the device deselected. If reading or word writing in erase suspend mode, the device's current draw is the sum of Iccws or Icces and Iccn or Iccw, respectively.
- 3. Includes RY/BY#.
- 4. Block erases and word writes are inhibited when VPP ≤ VPPLK, and not guaranteed in the range between VPPLK (max.) and VPPH1 (min.), between VPPH1 (max.) and VPPH2 (min.), between VPPH2 (max.) and VPPH3 (min.), and above VPPH3 (max.).

- Automatic Power Saving (APS) reduces typical ICCR to 1 mA at 5 V Vcc and 3 mA at 2.7 V and 3.3 V Vcc in static operation.
- 6. CMOS inputs are either Vcc±0.2 V or GND±0.2 V. TTL inputs are either Vi∟ or ViH.
- 7. Sampled, not 100% tested.
- Boot block erases and word writes are inhibited when the corresponding RP# = ViH. Block erase and word write operations are not guaranteed with ViH < RP# < VHH and should not be attempted.
- RP# connection to a VhH supply is allowed for a maximum cumulative period of 80 hours.

6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS (NOTE 1)

• Vcc = 2.7 to 3.6 V, TA = 0 to +70°C

	VERSIONS		LH28F800BG-L85		LH28F80	00BG-L12	LINUT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	UNIT
tavav	Read Cycle Time		120		150		ns
tavqv	Address to Output Delay			120		150	ns
tELQV	CE# to Output Delay	2		120		150	ns
tphqv	RP# High to Output Delay			600		600	ns
tGLQV	OE# to Output Delay	2	_	50		55	ns
tELQX	CE# to Output in Low Z	3	0		0		ns
tehqz	CE# High to Output in High Z	3		55		55	ns
tGLQX	OE# to Output in Low Z	3	0		0		ns
tghqz	OE# High to Output in High Z	3		20		25	ns
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns

• $Vcc = 3.3 \pm 0.3 \text{ V}$. $TA = 0 \text{ to } \pm 70^{\circ}\text{C}$

•	VERSIONS			00BG-L85	LH28F80	0BG-L12	UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	ונאוט
tavav	Read Cycle Time		100		130		ns
tavqv	Address to Output Delay			100		130	ns
tELQV	CE# to Output Delay	2		100		130	ns
tphqv	RP# High to Output Delay			600		600	ns
tglqv	OE# to Output Delay	2		50		55	ns
tELQX	CE# to Output in Low Z	3	0		0		ns
tehoz	CE# High to Output in High Z	3		55		55	ns
tglax	OE# to Output in Low Z	3	0		0		ns
tghqz	OE# High to Output in High Z	3		20		25	ns
toн	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns

- 1. See AC Input/Output Reference Waveform (Fig. 7 through Fig. 9) for maximum allowable input slew rate.
- 2. OE# may be delayed up to tELQV-tGLQV after the falling edge of CE# without impact on tELQV.
- 3. Sampled, not 100% tested.

6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS (contd.) (NOTE 1)

• Vcc = 5.0 ± 0.25 V, 5.0 ± 0.5 V, TA = 0 to +70°C

	VERSIONS	Vcc±0.25	(NOTE 4) LH28F8	00BG-L85					
	VERSIONS	Vcc±0.5 \	/		(NOTE 5) LH28F8(00BG-L85	(NOTE 5) LH28F8(00BG-L12	UNIT
SYMBOL	PARAMETER	NOT	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
tavav	Read Cycle Time		85		90		120		ns
tavqv	Address to Output Delay			85		90		120	ns
telov	CE# to Output Delay	2		85		90		120	ns
tphqv	RP# High to Output Delay			400		400		400	ns
tGLQV	OE# to Output Delay	2		40		45		50	ns
telax	CE# to Output in Low Z	3	0		0		0		ns
tEHQZ	CE# High to Output in High Z	<u> </u>		55		55		55	ns
tGLQX	OE# to Output in Low Z	3	0		0		0		ns
tghqz	OE# High to Output in High 2	2 3		10		10		15	ns
	Output Hold from Address,								
tон	CE# or OE# Change,	3	0		0		0		ns
	Whichever Occurs First								

- See AC Input/Output Reference Waveform (Fig. 7 through Fig. 9) for maximum allowable input slew rate.
- OE# may be delayed up to tELQV-tGLQV after the falling edge of CE# without impact on tELQV.
- 3. Sampled, not 100% tested.
- See Fig. 8 "Transient Input/Output Reference Waveform" and Fig. 10 "Transient Equivalent Testing Load Circuit" (High Speed Configuration) for testing characteristics.
- See Fig. 9 "Transient Input/Output Reference Waveform" and Fig. 10 "Transient Equivalent Testing Load Circuit" (Standard Configuration) for testing characteristics.




Fig. 11 AC Waveform for Read Operations

6.2.5 AC CHARACTERISTICS - WRITE OPERATIONS (NOTE 1)

• Vcc = 2.7 to 3.6 V, TA = 0 to +70°C

	VERSIONS		LH28F80	00BG-L85	LH28F80	0BG-L12	UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	UNII
tavav	Write Cycle Time		120		150		ns
tPHWL	RP# High Recovery to WE# Going Low	2	1		1		μs
tELWL	CE# Setup to WE# Going Low		10		10		ns
twLwH	WE# Pulse Width		50		50		ns
tphhwh	RP# VHH Setup to WE# Going High	2	100		100		ns
tvpwh	VPP Setup to WE# Going High	2	100		100		ns
tavwh	Address Setup to WE# Going High	3	50		50		ns
tDVWH	Data Setup to WE# Going High	3	50		50		ns
twhdx	Data Hold from WE# High		5		5		ns
twhax	Address Hold from WE# High		5		5		ns
twheh	CE# Hold from WE# High		10		10		ns
twhwl	WE# Pulse Width High		30		30		ns
twhrl	WE# High to RY/BY# Going Low			100		100	ns
twhgl	Write Recovery before Read		0		0		ns
tavvl	VPP Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns
tqvph	RP# VHH Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns

• $Vcc = 3.3\pm0.3 \text{ V. TA} = 0 \text{ to } +70^{\circ}\text{C}$

	VERSIONS		LH28F80	0BG-L85	LH28F80	0BG-L12	
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	UNIT
tavav	Write Cycle Time		100		130		ns
tPHWL	RP# High Recovery to WE# Going Low	2	1		1		μs
tELWL	CE# Setup to WE# Going Low		10		10		ns
twLwH	WE# Pulse Width		50		50		ns
tphhwh	RP# VHH Setup to WE# Going High	2	100		100		ns
tvpwh	VPP Setup to WE# Going High	2	100		100		ns
tavwh	Address Setup to WE# Going High	3	50		50		ns
tovwh	Data Setup to WE# Going High	3	50		50		ns
twhox	Data Hold from WE# High		5		5		ns
twhax	Address Hold from WE# High	•	5		5		ns
twheh	CE# Hold from WE# High		10		10		ns
twhwl	WE# Pulse Width High		30		30		ns
twhrl	WE# High to RY/BY# Going Low			100		100	ns
tWHGL	Write Recovery before Read		0		0		ns
tQVVL	VPP Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns
tQVPH	RP# VHH Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns


- Read timing characteristics during block erase and word write operations are the same as during read-only operations. Refer to Section 6.2.4 "AC CHARAC-TERISTICS" for read-only operations.
- 2. Sampled, not 100% tested.
- Refer to Table 3 for valid Ain and Din for block erase or word write.
- 4. VPP should be held at VPPH1/2/3 (and if necessary RP# should be held at VHH) until determination of block erase or word write success (SR.1/3/4/5 = 0 : on Boot Blocks, SR.3/4/5 = 0 : on Parameter Blocks and Main Blocks).

6.2.5 AC CHARACTERISTICS - WRITE OPERATIONS (contd.) (NOTE 1)

• Vcc = 5.0 ± 0.25 V, 5.0 ± 0.5 V, TA = 0 to ±70 °C

	VERSIONS	Vcc±0	0.25 V	(NOTE 5) LH28F80	0BG-L85					
	VERSIONS	Vcc±	0.5 V			(NOTE 6) LH28F80	0BG-L85	(NOTE 6) LH28F80	0BG-L12	UNIT
SYMBOL	PARAMETER	1	NOTE	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
tavav	Write Cycle Time			85		90		120		ns
tPHWL	RP# High Recovery to WE# Going Low		2	1		1		1		μs
telwl	CE# Setup to WE# Going Lo	w		10		10		10		ns
twLwH	WE# Pulse Width			40		40		40		ns
tehhwh	RP# VHH Setup to WE# Going I	High	2	100		100		100		ns
tvpwh	VPP Setup to WE# Going Hig	gh	2	100		100		100		ns
tavwh	Address Setup to WE# Going H	ligh	3	40		40		40		ns
tovwh	Data Setup to WE# Going H	igh	3	40		40		40		ns
twndx	Data Hold from WE# High			5		5		5		ns
twhax	Address Hold from WE# High	h		5		5		5		ns
twheh	CE# Hold from WE# High			10		10		10		ns
twnwl	WE# Pulse Width High			30		30		30		ns
twhrl	WE# High to RY/BY# Going L	.ow			90		90		90	ns
twhgl	Write Recovery before Read			0		0		0		ns
tQVVL	VPP Hold from Valid SRD, RY/BY# High		2, 4	0		0		0		ns
tQVPH	RP# V _{HH} Hold from Valid SF RY/BY# High	RD,	2, 4	0		0		0		ns

- 1. Read timing characteristics during block erase and word write operations are the same as during read-only operations. Refer to Section 6.2.4 "AC CHARAC-TERISTICS" for read-only operations.
- 2. Sampled, not 100% tested.
- 3. Refer to Table 3 for valid Ain and Din for block erase or word write.
- 4. VPP should be held at VPPH1/2/3 (and if necessary RP# should be held at VHH) until determination of block erase or word write success (SR.1/3/4/5 = 0: on Boot Blocks, SR.3/4/5 = 0 : on Parameter Blocks and Main Blocks).
- 5. See Fig. 8 "Transient Input/Output Reference Waveform" and Fig. 10 "Transient Equivalent Testing Load Circuit" (High Seed Configuration) for testing characteristics.
- 6. See Fig. 9 "Transient Input/Output Reference Waveform" and Fig. 10 "Transient Equivalent Testing Load Circuit" (Standard Configuration) for testing characteristics.



- 1. Vcc power-up and standby.
- 2. Write block erase or word write setup.
- 3. Write block erase confirm or valid address and data.
- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. Write Read Array command.

Fig. 12 AC Waveform for WE#-Controlled Write Operations

6.2.6 ALTERNATIVE CE#-CONTROLLED WRITES (NOTE 1)

• Vcc = 2.7 to 3.6 V, TA = 0 to +70°C

	VERSIONS		LH28F80	0BG-L85	LH28F80	0BG-L12	
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	UNIT
tavav	Write Cycle Time		120		150	-	ns
t PHEL	RP# High Recovery to CE# Going Low	2	1		1.		μs
tWLEL	WE# Setup to CE# Going Low		0		0		ns
tELEH	CE# Pulse Width		70		70		ns
tPHHEH	RP# Vнн Setup to CE# Going High	2	100		100		ns
tvpeh	VPP Setup to CE# Going High	2	100		100		ns
taveh	Address Setup to CE# Going High	3	50		50		ns
tDVEH	Data Setup to CE# Going High	3	50		50		ns
tendx	Data Hold from CE# High		5		5		ns
tEHAX	Address Hold from CE# High		5		5		ns
tehwh	WE# Hold from CE# High		0		0		ns
tehel	CE# Pulse Width High		25		25		ns
tehrl	CE# High to RY/BY# Going Low			100		100	ns
tEHGL	Write Recovery before Read		0		0		ns
tQVVL	VPP Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns
tQVPH	RP# VHH Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns

• Vcc = 3.3±0.3 V, TA = 0 to +70°C

	VERSIONS		LH28F80	00BG-L85	LH28F80	0BG-L12	
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	UNIT
tavav	Write Cycle Time		100		130		ns
TPHEL	RP# High Recovery to CE# Going Low	2	1		1		μs
twlel	WE# Setup to CE# Going Low		0		0		ns
teleh	CE# Pulse Width		70		70		ns
tphheh	RP# Vнн Setup to CE# Going High	2	100		100		ns
tvpeh	VPP Setup to CE# Going High	2	100		100		ns
taveh	Address Setup to CE# Going High	3	50		50		ns
toveh	Data Setup to CE# Going High	3	50		50		ns
tEHDX	Data Hold from CE# High		5		5		ns
tehax	Address Hold from CE# High		5		5		ns
tehwh	WE# Hold from CE# High		0		0		ns
tehel	CE# Pulse Width High		25		25		ns
tehrl	CE# High to RY/BY# Going Low			100		100	ns
tEHGL	Write Recovery before Read		0		0		ns
tQVVL	VPP Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns
tQVPH	RP# VHH Hold from Valid SRD, RY/BY# High	2, 4	0		0		ns


- 1. In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold, and inactive WE# times should be measured relative to the CE# waveform.
- 2. Sampled, not 100% tested.
- 3. Refer to Table 3 for valid AIN and DIN for block erase or word write.
- 4. VPP should be held at VPPH1/2/3 (and if necessary RP# should be held at VHH) until determination of block erase or word write success (SR.1/3/4/5 = 0: on Boot Blocks, SR.3/4/5 = 0: on Parameter Blocks and Main Blocks).

6.2.6 ALTERNATIVE CE#-CONTROLLED WRITES (contd.) (NOTE 1)

• Vcc = 5.0±0.25 V, 5.0±0.5 V, TA = 0 to +70°C

	VERSIONS	Vcc±0.25 V	(NOTE 5) LH28F80	00BG-L85					
		Vcc±0.5 V			(NOTE 6) LH28F80	0BG-L85	(NOTE 6) LH28F80	00BG-L12	UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
tavav	Write Cycle Time		85		90		120		ns
+D. IE.	RP# High Recovery to CE#	2	1		1		1		
tPHEL	Going Low	2	1				'		μs
tWLEL	WE# Setup to CE# Going Lov	v	0		0		0		ns
tELEH	CE# Pulse Width		50		50		50		ns
tPHHEH	RP# VHH Setup to CE# Going Hi	gh 2	100		100		100		ns
tvpeh	VPP Setup to CE# Going High	2	100		100		100		ns
taveh	Address Setup to CE# Going Hig	h 3	40		40		40		ns
tDVEH	Data Setup to CE# Going Hig	h 3	40		40 ⁻		40		ns
tehox	Data Hold from CE# High		5		5		5		ns
tEHAX	Address Hold from CE# High		5		5		5		ns
tehwh	WE# Hold from CE# High		0		0		0		ns
tehel	CE# Pulse Width High		25		25		25		ns
tEHRL	CE# High to RY/BY# Going L	ow		90		90		90	ns
tEHGL	Write Recovery before Read		0		0		0		ns
1 0	VPP Hold from Valid SRD,	0.4	0		0		0		
tQVVL	RY/BY# High	2, 4			U		U		ns
tounu	RP# Vнн Hold from Valid SRI	D, 2 4	0		0		0		ne
tqvph	RY/BY# High	2, 4			U				ns

- In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold, and inactive WE# times should be measured relative to the CE# waveform.
- 2. Sampled, not 100% tested.
- Refer to Table 3 for valid AIN and DIN for block erase or word write.
- 4. VPP should be held at VPPH1/2/3 (and if necessary RP# should be held at VHH) until determination of block erase or word write success (SR.1/3/4/5 = 0 : on Boot Blocks, SR.3/4/5 = 0 : on Parameter Blocks and Main Blocks).
- See Fig. 8 "Transient Input/Output Reference Waveform" and Fig. 10 "Transient Equivalent Testing Load Circuit" (High Seed Configuration) for testing characteristics.
- See Fig. 9 "Transient Input/Output Reference Waveform" and Fig. 10 "Transient Equivalent Testing Load Circuit" (Standard Configuration) for testing characteristics.



- 1. Vcc power-up and standby.
- 2. Write block erase or word write setup.
- 3. Write block erase confirm or valid address and data.
- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. Write Read Array command.

Fig. 13 AC Waveform for CE#-Controlled Write Operations

6.2.7 RESET OPERATIONS




Fig. 14 AC Waveform for Reset Operation

Reset AC Specifications (NOTE 1)

SYMBOL	DADAMETED	NOTE	Vcc = 2.7	7 to 3.6 V	Vcc = 3	.3±0.3 V	Vcc = 5	.0±0.5 V	UNIT
SIMIDUL	PARAMETER	NOIE	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNII
	RP# Pulse Low Time								
tPLPH	(If RP# is tied to Vcc, this		100	•	100		100		ns
	specification is not applicable)								
tPLRH	RP# Low to Reset during	2, 3		22		20		10	
IPLAN	Block Erase or Word Write	2, 3		22		20		12	μs
	Vcc 2.7 V to RP# High								
t235VPH	Vcc 3.0 V to RP# High	4	100		100		100	i	ns
	V _{CC} 4.5 V to RP# High								

- These specifications are valid for all product versions (packages and speeds).
- If RP# is asserted while a block erase or word write operation is not executing, the reset will complete within 100 ns.
- A reset time, tPHQV, is required from the latter of RY/BY# or RP# going high until outputs are valid.
- 4. When the device power-up, holding RP#-low minimum 100 ns is required after Vcc has been in predefined range and also has been in stable there.

6.2.8 BLOCK ERASE AND WORD WRITE PERFORMANCE (NOTE 3, 4)

• Vcc = 2.7 to 3.6 V. TA = 0 to $+70^{\circ}$ C

				V _{PP} :	= 2.7 to	3.6 V	Vpp	$= 5.0\pm0$.5 V	VPP	= 12.0±0).6 V	
SYMBOL	PARAM	TETER	NOTE	MIN.	TYP.(NOTE 1)	MAX.	MIN.	TYP.(NOTE 1)	MAX.	MIN.	TYP.(NOTE 1)	MAX.	UNIT
twhqv1	Word Write	32 k-Word Block	2		44.6			17.7			12.6		μs
tEHQV1	Time	4 k-Word Block	2		45.9			26.1			24.5		μs
	Block Write	32 k-Word Block	2		1.46			0.58			0.42		s
: :	Time	4 k-Word Block	2		0.19			0.11			0.11		s
twhqv2	Block Erase	32 k-Word Block	2		1.14			0.61			0.51		s
tEHQV2	Time	4 k-Word Block	2		0.38			0.32			0.31		s
twHRH1	Word Write	Suspend			7	8		6	8		6	7	
tEHRH1	Latency Tim	e to Read				٥		0	0		0		μs
tWHRH2 tEHRH2	Erase Suspe Time to Rea	•			18	22		11	14		11	14	μs

• Vcc = 3.3±0.3 V, TA = 0 to +70°C

				VPP	$= 3.3 \pm 0$.3 V	VPP	$= 5.0 \pm 0$.5 V	V PP	$= 12.0 \pm 0$).6 V	
SYMBOL	PARAN	IETER	NOTE	MIN.	TYP.(NOTE 1)	MAX.	MIN.	TYP.(NOTE 1)	MAX.	MIN.	TYP.(NOTE 1)	MAX.	UNIT
twHQV1	Word Write	32 k-Word Block	2		44			17.3			12.3		μs
tEHQV1	Time	4 k-Word Block	2		45			25.6			24		μs
	Block Write	32 k-Word Block	2		1.44			0.57			0.41		s
	Time	4 k-Word Block	2		0.19	-		0.11			0.1		s
twhQV2	Block Erase	32 k-Word Block	2		1.11			0.59			0.5		s
tEHQV2	Time	4 k-Word Block	2		0.37			0.31			0.3		s
twhRH1	Word Write	•			6	7		5	7		5	6	μs
twhRH2 tehRH2	Erase Suspe Time to Read	nd Latency			16.2	20		9.6	12		9.6	12	μs

- Typical values measured at Ta = +25°C and nominal voltages. Subject to change based on device characterization.
- 2. Excludes system-level overhead.

- 3. These performance numbers are valid for all speed versions.
- 4. Sampled, not 100% tested.

6.2.8 BLOCK ERASE AND WORD WRITE PERFORMANCE (contd.) (NOTE 3, 4)


• Vcc = 5.0 V±0.25 V, 5.0±0.5 V, TA = 0 to +70°C

CVMDOL	DAD	PARAMETER			= 5.0±0	.5 V	Vpp	= 12.0±0	D.6 V	UNIT
SYMBOL	PAR	AMETER	NOTE	MIN.	TYP.(NOTE 1)	MAX.	MIN.	TYP.(NOTE 1)	MAX.	UNII
twHQV1	Word Write Time	32 k-Word Block	2		12.2			8.4		μs
tEHQV1	vvora vviile Time	4 k-Word Block	2		18.3			17	·	μs
	Block Write Time	32 k-Word Block	2		0.4			0.28		s
	Block vville Time	4 k-Word Block	2		80.0			0.07		s
twhqv2	Block Erase Time	32 k-Word Block	2		0.46			0.39		s
tEHQV2	BIOCK Erase Time	4 k-Word Block	2		0.26			0.25		s
twhRH1	Moved Milita Command	Laterary Time to Deed			_			_	_	
tEHRH1	word write Suspend	Latency Time to Read			5	6		4	5	μs
twhRH2	Eroop Suppond Later	ou Time to Dood			0.6	12		0.0	10	
tEHRH2	Erase Suspend Later	icy Time to nead		!	9.6	12		9.6	12	μs

- Typical values measured at TA = +25°C and nominal voltages. Subject to change based on device characterization.
- 2. Excludes system-level overhead.

- These performance numbers are valid for all speed versions.
- 4. Sampled, not 100% tested.

ORDERING INFORMATION



			VALID OPERATION	AL COMBINATIONS	
OPTION	ORDER CODE	Vcc = 2.7 to 3.6 V 50 pF load, 1.35 V I/O Levels	Vcc = 3.3±0.3 V 50 pF load, 1.5 V I/O Levels	Vcc = 5.0±0.5 V 100 pF load, TTL I/O Levels	Vcc = 5.0±0.25 V 30 pF load, 1.5 V I/O Levels
1	LH28F800BGN-XL85	120 ns	100 ns	90 ns	85 ns
2	LH28F800BGN-XL12	150 ns	130 ns	120 ns	