# 1GB - 2x64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL

### **FEATURES**

- Double-data-rate architecture
- DDR200, DDR266 and DDR333
- Bi-directional data strobes (DQS)
- Differential clock inputs (CK & CK#)
- Programmable Read Latency 2,2.5 (clock)
- Programmable Burst Length (2,4,8)
- Programmable Burst type (sequential & interleave)
- Edge aligned data output, center aligned data input
- Auto and self refresh
- Serial presence detect
- Dual Rank
- Power supply: 2.5V ± 0.20V
- JEDEC standard 200 pin SO-DIMM package
  - Package height options:
     AD4: 35.5 mm (1.38") and
     BD4: 31.75 mm (1.25")

NOTE: Consult factory for availability of:

- · RoHS compliant products
- · Vendor source control options
- Industrial temperature option

### DESCRIPTION

The W3EG72128S is a 2x64Mx72 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM components. This module consists of eighteen 64Mx8 bit DDR SDRAMs in 66 pin TSOP packages mounted on a 200 pin FR4 substrate.

Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges and Burst Lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

### **OPERATING FREQUENCIES**

	DDR333 @CL=2.5	DDR266 @CL=2	DDR266 @CL=2.5	DDR200 @CL=2
Clock Speed	166MHz	133MHz	133MHz	100MHz
CL-t <sub>RCD</sub> -t <sub>RP</sub>	2.5-3-3	2-2-2	2.5-3-3	2-2-2

<sup>\*</sup> This product is under development, is not qualified or characterized and is subject to change without notice.


### **PIN CONFIGURATION**

PIN CONFIGURATION										
PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL			
1	VREF	51	Vss	101	A9	151	DQ42			
2	VREF	52	Vss	102	A8	152	DQ46			
3	Vss	53	DQ19	103	Vss	153	DQ43			
4	Vss	54	DQ23	104	Vss	154	DQ47			
5	DQ0	55	DQ24	105	A7	155	Vcc			
6	DQ4	56	DQ28	106	A6	156	Vcc			
7	DQ1	57	Vcc	107	A5	157	Vcc			
8	DQ5	58	Vcc	108	A4	158	NC			
9	Vcc	59	DQ25	109	A3	159	Vss			
10	Vcc	60	DQ29	110	A2	160	NC			
11	DQS0	61	DQS3	111	A1	161	Vss			
12	DQM0	62	DQM3	112	A0	162	Vss			
13	DQ2	63	Vss	113	Vcc	163	DQ48			
14	DQ6	64	Vss	114	Vcc	164	DQ52			
15	Vss	65	DQ26	115	A10/AP	165	DQ49			
16	Vss	66	DQ30	116	BA1	166	DQ53			
17	DQ3	67	DQ27	117	BA0	167	Vcc			
18	DQ7	68	DQ31	118	RAS#	168	Vcc			
19	DQ8	69	Vcc	119	WE#	169	DQS6			
20	DQ12	70	Vcc	120	CAS#	170	DQM6			
21	Vcc	71	CB0	121	CS0#	171	DQ50			
22	Vcc	72	CB4	122	CS1#	172	DQ54			
23	DQ9	73	CB1	123	NC	173	Vss			
24	DQ13	74	CB5	124	NC	174	Vss			
25	DQS1	75	Vss	125	Vss	175	DQ51			
26	DQM1	76	Vss	126	Vss	176	DQ55			
27	Vss	77	DQS8	127	DQ32	177	DQ56			
28	Vss	78	DQM8	128	DQ36	178	DQ60			
29	DQ10	79	NC	129	DQ33	179	Vcc			
30	DQ14	80	CB6	130	DQ37	180	Vcc			
31	DQ11	81	Vcc	131	Vcc	181	DQ57			
32	DQ15	82	Vcc	132	Vcc	182	DQ61			
33	Vcc	83	CB3	133	DQS4	183	DQS7			
34	Vcc	84	CB7	134	DQM4	184	DQM7			
35	CK0	85	NC	135	DQ34	185	Vss			
36	Vcc	86	NC	136	DQ38	186	Vss			
37	CK0#	87	Vss	137	Vss	187	DQ58			
38	Vss	88	Vss	138	Vss	188	DQ62			
39	Vss	89	NC	139	DQ35	189	DQ59			
40	Vss	90	Vss	140	DQ39	190	DQ63			
41	DQ16	91	NC	141	DQ40	191	Vcc			
42	DQ20	92	Vcc	142	DQ44	192	Vcc			
43	DQ17	93	Vcc	143	Vcc	193	SDA			
44	DQ21	94	Vcc	144	Vcc	194	SA0			
45	Vcc	95	CKE1	145	DQ41	195	SCL			
46	Vcc	96	CKE0	146	DQ45	196	SA1			
47	DQS2	97	NC	147	DQS5	197	VCCSPD			
48	DQM2	98	NC	148	DQM5	198	SA2			
49	DQ118	99	A12	149	Vss	199	Vccid			
50	DQ22	100	A11	150	Vss	200	NC NC			

## **PIN NAMES**

A0-A12	Address input (Multiplexed)
BA0-BA1	Bank Select Address
DQ0-DQ63	Data Input/Output
DQS0-DQS8	Data Strobe Input/Output
CK0	Clock Input
CK0#	Clock Input
CKE0, CKE1	Clock Enable input
CS0#, CS1#	Chip Select Input
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
DQM0-DQM8	Data-In Mask
Vcc	Power Supply (2.5V)
Vss	Ground
V <sub>REF</sub>	Power Supply for Reference
VCCSPD	Serial EEPROM Power Supply
	(2.3V to 3.6V)
SDA	Serial data I/O
SCL	Serial clock
SA0-SA2	Address in EEPROM
Vccid	Vcc Indentification Flag
NC	No Connect

### **FUNCTIONAL BLOCK DIAGRAM**



### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Units
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to 3.6	V
Voltage on Vcc supply relative to Vss	Vcc, Vccq	-1.0 to 3.6	V
Storage Temperature	T <sub>STG</sub>	-55 to +150	°C
Power Dissipation	Po	9	W
Short Circuit Current	los	50	mA

#### Note:

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

### **DC CHARACTERISTICS**

 $0^{\circ}\text{C} \leq \text{Ta} \leq 70^{\circ}\text{C}$ ,  $\text{Vcc} = 2.5\text{V} \pm 0.2\text{V}$ 

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	2.3	2.7	V
Supply Voltage	Vccq	2.3	2.7	V
Reference Voltage	VREF	Vccq/2 - 50mV	Vccq/2 + 50mV	V
Termination Voltage	Vтт	VREF - 0.04	VREF + 0.04	V
Input High Voltage	Vih	VREF + 0.15	Vccq + 0.3	V
Input Low Voltage	VIL	-0.3	VREF - 0.15	V
Output High Voltage	Voн	VTT + 0.76	_	V
Output Low Voltage	Vol	_	VTT - 0.76	V

### **CAPACITANCE**

 $T_A = 25$ °C, f = 1MHz,  $V_{CC} = 3.3$ V,  $V_{REF} = 1.4$ V  $\pm 200$ mV

Parameter	Symbol	Max	Unit
Input Capacitance (A0-A12)	C <sub>IN1</sub>	56	pF
Input Capacitance (RAS#, CAS#, WE#)	CIN2	56	pF
Input Capacitance (CKE0)	CIN3	29	pF
Input Capacitance (CK0,CK0#)	C <sub>IN4</sub>	5.5	pF
Input Capacitance (CS0#)	C <sub>IN5</sub>	29	pF
Input Capacitance (DQM0-DQM8)	C <sub>IN6</sub>	13	pF
Input Capacitance (BA0-BA1)	C <sub>IN7</sub>	56	pF
Data input/output capacitance (DQ0-DQ63)(DQS)	Соит	13	pF

### **IDD SPECIFICATIONS AND TEST CONDITIONS**

Recommended operating conditions,  $0^{\circ}\text{C} \leq T_{A} \leq 70^{\circ}\text{C}$ ,  $V_{\text{CCQ}} = 2.5\text{V} \pm 0.2\text{V}$ ,  $V_{\text{CC}} = 2.5\text{V} \pm 0.2\text{V}$ 

Parameter	Symbol	Conditions	DDR333@CL=2.5 Max	DDR266@CL=2 Max	DDR266@CL=2.5 Max	DDR200@CL=2 Max	Units
Operating Current	I <sub>DD0</sub>	One device bank; Active - Precharge; tRc=tRc(MIN); tck=tck(MIN); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two cycles.	2620	2620	2620	2620	mA
Operating Current	I <sub>DD1</sub>	One device bank; Active-Read- Precharge; Burst = 2; trc=trc(MIN); tck=tck(MIN); lout = 0mA; Address and control inputs changing once per clock cycle.	2890	2890	2890	2890	mA
Precharge Power- Down Standby Current	I <sub>DD2P</sub>	All device banks idle; Power- down mode; tck=tck(MIN); CKE=(low)	90	90	90	90	mA
Idle Standby Current	I <sub>DD2F</sub>	CS# = High; All device banks idle; tcκ=tcκ(MIN); CKE = high; Address and other control inputs changing once per clock cycle. Vin = Vref for DQ, DQS and DM.	1085	1085	1085	1085	mA
Active Power-Down Standby Current	I <sub>DD3P</sub>	One device bank active; Power-down mode; tck(MIN); CKE=(low)	630	630	630	630	mA
Active Standby Current	I <sub>DD3N</sub>	CS# = High; CKE = High; One device bank; Active-Precharge; tRc=tras(MAX); tck=tck(MIN); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle.	1175	1175	1175	1175	mA
Operating Current	I <sub>DD4R</sub>	Burst = 2; Reads; Continous burst; One device bank active; Address and control inputs changing once per clock cycle; tck=tck(MIN); lout = 0mA.	2935	2935	2935	2935	mA
Operating Current	I <sub>DD4W</sub>	Burst = 2; Writes; Continous burst; One device bank active; Address and control inputs changing once per clock cycle; tck=tck(MIN); DQ,DM and DQS inputs changing twice per clock cycle.	3025	2845	2845	2845	mA
Auto Refresh Current	I <sub>DD5</sub>	t <sub>RC</sub> =t <sub>RC</sub> (MIN)	4060	4060	4060	4060	mA
Self Refresh Current	I <sub>DD6</sub>	CKE ≤ 0.2V	360	365	365	365	mA
Operating Current	I <sub>DD7A</sub>	Four bank interleaving Reads (BL=4) with auto precharge with tRc=tRc (MIN); tck=tck(MIN); Address and control inputs change only during Active Read or Write commands.	5095	5050	5050	5050	mA

## DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7A

### IDD1: OPERATING CURRENT: ONE BANK

Typical Case: Vcc=2.5V, T=25°C

Worst Case : Vcc=2.7V, T=10°C

 Only one bank is accessed with trc (min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle. Iout = 0mA

### 4. Timing Patterns:

- DDR200 (100 MHz, CL=2): tck=10ns, CL2, BL=4, tRCD=2\*tck, tRAS=5\*tck
   Read: A0 N R0 N N P0 N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
- DDR266 (133MHz, CL=2.5): tck=7.5ns, CL=2.5, BL=4, trcD=3\*tck, trc=9\*tck, tras=5\*tck Read: A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
- DDR266 (133MHz, CL=2): tck=7.5ns, CL=2, BL=4, tRcD=3\*tck, tRc=9\*tck, tRas=5\*tck
   Read: A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
- DDR333 (166MHz, CL=2.5): tck=6ns, BL=4, trcD=10\*tck, tras=7\*tck
   Read: A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst

### IDD7A: OPERATING CURRENT: FOUR BANKS

1. Typical Case: Vcc=2.5V, T=25°C

2. Worst Case: Vcc=2.7V, T=10°C

- Four banks are being interleaved with trc (min), Burst Mode, Address and Control inputs on NOP edge are not changing. Iout=0mA
- 4. Timing Patterns:
  - DDR200 (100 MHz, CL=2): tck=10ns, CL2, BL=4, tRRD=2\*tck, tRCD=3\*tck, Read with Autoprecharge Read: A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst
  - DDR266 (133MHz, CL=2.5): tck=7.5ns, CL=2.5, BL=4, tRRD=3\*tck, tRCD=3\*tck
     Read with Autoprecharge
     Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst
  - DDR266 (133MHz, CL=2): tck=7.5ns, CL2=2, BL=4, tRRD=2\*tck, tRCD=2\*tck
     Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst
  - DDR333 (166MHz, CL=2.5): tck=6ns, BL=4, t<sub>RRD</sub>=3\*tck, t<sub>RCD</sub>=3\*tck, Read with Autoprecharge Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst

Legend: A = Activate, R = Read, W = Write, P = Precharge, N = NOP

A (0-3) = Activate Bank 0-3 R (0-3) = Read Bank 0-3

# DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

AC CHARACTERISTICS			3:	35	20	62	265	/202		
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access window of DQs from CK/CK#		tac	-0.70	+0.70	-0.75	+0.75	-0.75	0.75	ns	
CK high-level width		tсн	0.45	0.55	0.45	0.55	0.45	0.55	tcĸ	26
CK low-level width		tcL	0.45	0.55	0.45	0.55	0.45	0.55	tск	26
Clock cycle time	CL = 2.5	tck (2.5)	6	13	7.5	13	7.5	13	ns	39, 44
	CL = 2	tck (2)	7.5	13	7.5	13	7.5/10	13	ns	39, 44
DQ and DM input hold time relative to DQS		tон	0.45		0.5		0.5		ns	23, 27
DQ and DM input setup time relative to DQS		tos	0.45		0.5		0.5		ns	23, 27
DQ and DM input pulse width (for each input)		tDIPW	1.75		1.75		1.75		ns	27
Access window of DQS from CK/CK#		tdqsck	-0.60	+0.60	-0.75	+0.75	-0.75	+0.75	ns	
DQS input high pulse width		tdqsh	0.35		0.35		0.35		tcĸ	
DQS input low pulse width		togsl	0.35		0.35		0.35		tcĸ	
DQS-DQ skew, DQS to last DQ valid, per group access	, per	togsq		0.4		0.5		0.5	ns	22, 23
Write command to first DQS latching transition		togss	0.75	1.25	0.75	1.25	0.75	1.25	tcĸ	
DQS falling edge to CK rising - setup time		toss	0.20		0.20		0.2		tcĸ	
DQS falling edge from CK rising - hold time		tоsн	0.20		0.20		0.2		tcĸ	
Half clock period		t <sub>HP</sub>	tc⊦	ı,tcL	tсн	,tcL	tсн	, t <sub>CL</sub>	ns	30
Data-out high-impedance window from CK/CK#		tHZ		+0.70		+0.75		+0.75	ns	16, 36
Data-out low-impedance window from CK/CK#		tLZ	-0.70		-0.75		-0.75		ns	16, 36
Address and control input hold time (fast slew rate)		tıнғ	0.75		0.90		0.90		ns	12
Address and control input setup time (fast slew i	rate)	tisf	0.75		0.90		0.90		ns	12
Address and control input hold time (slow slew r	ate)	tins	0.8		1		1		ns	12

# DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

AO OI EILAINO CONDITIONO				(Gontiniaga)					
AC CHARACTERISTICS		3:	35	20	62	265	/202		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Address and control input setup time (slow slew rate)	tiss	0.8		1		1		ns	12
Address and Control input pulse width (for each input)	t <sub>IPW</sub>	2.2		2.2		2.2		ns	
OAD MODE REGISTER command cycle time	t <sub>MRD</sub>	12		15		15		ns	
DQ-DQS hold, DQS to first DQ to go non-valid, per access	tqн	thp-tqhs		thp-tqns		thp-tqhs		ns	22, 23
Data hold skew factor	tqHs		0.50		0.75		0.75	ns	
ACTIVE to PRECHARGE command	tras	42	70,000	40	120,000	40	120,000	ns	30, 47
ACTIVE to READ with Auto precharge command	trap	15		15		20		ns	
ACTIVE to ACTIVE/AUTO REFRESH command period	trc	60		60		65		ns	
AUTO REFRESH command period	trec	72		75		78		ns	42
ACTIVE to READ or WRITE delay	t <sub>RCD</sub>	15		15		20		ns	
PRECHARGE command period	t <sub>RP</sub>	15		15		20		ns	
DQS read preamble	trpre	0.9	1.1	0.9	1.1	0.9	1.1	tcĸ	37
DQS read postamble	trpst	0.4	0.6	0.4	0.6	0.4	0.6	tcĸ	37
ACTIVE bank a to ACTIVE bank b command	trrd	12		15		15		ns	
DQS write preamble	twpre	0.25		0.25		0.25		tcĸ	
DQS write preamble setup time	twpres	0		0		0		ns	18, 19
DQS write postamble	twpst	0.4	0.6	0.4	0.6	0.4	0.6	tск	17
Write recovery time	twr	15		15		15		ns	
nternal WRITE to READ command delay	twrR	1		1		1		tск	
Data valid output window	NA	tqH-t	DQSQ	tqH-t	DQSQ	tqH - tpqsq		ns	22
REFRESH to REFRESH command interval	trefc		70.3		70.3		70.3	μs	21
Average periodic refresh interval	trefi		7.8		7.8		7.8	μs	21
Terminating voltage delay to Vcc	tvto	0		0		0		ns	
Exit SELF REFRESH to non-READ command	txsnr	75		75		75		ns	
Exit SELF REFRESH to READ command	txsrd	200		200		200		tск	


## W3EG72128S-AD4 -BD4



**PRELIMINARY** 

#### Notes

- 1. All voltages referenced to Vss.
- Tests for AC timing, lob, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load:



- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The mini-mum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).
- The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. VREF is expected to equal VCCQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±2 percent of the DC value. Thus, from VCCQ/2, VREF is allowed ±25mV for DC error and an additional ±25mV for AC noise. This measurement is to be taken at the nearest VREF bypass capacitor.
- VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
- lob is dependent on output loading and cycle rates. Specified values are obtained with mini-mum cycle time at CL = 2 for 262, and 263, CL = 2.5 for 335 and 265 with the outputs open.
- 9. Enables on-chip refresh and address counters.
- lop specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
- 11. This parameter is sampled. Vcc = +2.5V ±0.2V, VccQ = +2.5V ±0.2V, VREF = VSS, f = 100 MHz, TA = 25°C, VouT(DC) = Vcco/2, VouT (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 12. For slew rates < 1 V/ns and ≥ to 0.5 Vns. If the slew rate is < 0.5V/ns, timing must be derated: tis has an additional 50ps per each 100 mV/ns reduction in slew rate from 500mV/ns, while ti is unaffected. If the slew rate exceeds 4.5 V/ns, functionality is uncertain. For 335, slew rates must be 0.5 V/ns.</p>
- The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF.
- Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, CKE < 0.3 x Vccq is recognized as LOW.</li>
- The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT.

- 16. t<sub>HZ</sub> and t<sub>LZ</sub> transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
- 17. The intent of the Don't Care state after completion of the postamble is the DQS-driven signal should either be high, low, or high-Z and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions high (above V<sub>IH</sub> DC (MIN) then it must not transition low (below V<sub>IH</sub> DC) prior to toosh (MIN).
- 18. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on tboss.
- MIN (t<sub>RC</sub> or t<sub>RFC</sub>) for I<sub>DD</sub> measurements is the smallest multiple of t<sub>CK</sub> that meets
  the minimum absolute Value for the respective parameter. t<sub>RAS</sub> (MAX) for I<sub>DD</sub>
  measurements is the largest multiple of t<sub>CK</sub> that meets the maximum absolute value
  for t<sub>RAS</sub>.
- 21. The refresh period 64ms. This equates to an aver-age refresh rate of 7.8125µs. However, an AUTO REFRESH command must be asserted at least once every 70.3µs; burst refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed.
- 22. The valid data window is derived by achieving other specifications: t<sub>HP</sub> (t<sub>Ck</sub>/2), t<sub>DQSQ</sub>, and t<sub>QH</sub> (t<sub>QH</sub> = t<sub>HP</sub> t<sub>QHS</sub>). The data valid window derates directly porportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55, beyon which functionality is uncertain. Figure 7, Derating Data Valid Window, shows derating curves for duty cycles ranging between 50/50 and 45/55.
- 23. Each byte lane has a corresponding DQS.
- This limit is actually a nominal value and does not result in a fail value. CKE is
  HIGH during REFRESH command period (tRFC [MIN]) else CKE is LOW (i.e., during
  standby)
- 25. To maintain a valid level, the transitioning edge of the input must:
  - a. Sustain a constant slew rate from the current AC level through to the target AC level, V<sub>IL</sub>(AC) or V<sub>IH</sub>(AC). Reach at least the target AC level.
  - After the AC target level is reached, continue to maintain at least the target DC level, V<sub>IL</sub>(DC) or V<sub>IH</sub>(DC).
- JEDEC specifies CK and CK# input slew rate must be ≥ 1V/ns (2V/ns differentially).
- 27. DQ and DM input slew rates must not deviate from DQS by more than 10 percent. If the DQ/ DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to tos and toH for each 100mv/ns reduction in slew rate. If slew rate exceeds 4V/ns, functionality is uncertain. For 335, slew rates must be ≥ 0.5 V/ns.
- 28. V<sub>CC</sub> must not vary more than 4 percent if CKE is not active while any bank is active.
- 29. The clock is allowed up to ±150ps of jitter. Each timing parameter is allowed to vary by the same amount. t<sub>HP</sub> min is the lesser of t<sub>CL</sub> minimum and t<sub>CH</sub> minimum actually applied to the device CK and CK# inputs, collectively during bank active.
- READs and WRITEs with auto precharge are not allowed to be issued until tras(MIN) can be satisfied prior to the internal precharge command being issued.
- 31. Any positive glitch must be less than 1/3 of the clock and not more than +400mV or 2.9V, whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and not exceed either -300mV or 2.2V, whichever is more positive.

## W3EG72128S-AD4 -BD4



**PRELIMINARY** 

### 32. Normal Output Drive Curves:

- a. The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 8, Pull-Down Characteristics.
- b. The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 8, Pull-Down Characteristics.
- c. The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 9. Pull-Up Characteristics.
- d. The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 9, Pull-Up Characteristics.
- e. The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between 0.71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0V, and at the same voltage and temperature.
- f. The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10 percent, for device drain-to-source volt-ages from 0.1V to 1.0V.
- 33. The voltage levels used are derived from a mini-mum Vcc level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
- 34. V⊪ overshoot: Vℍ (MAX) = VccQ + 1.5V for a pulse width !5 3ns and the pulse width can not be greater than 1/3 of the cycle rate. Vℍ undershoot: Vℍ (MIN) = -1.5V for a pulse width !5 3ns and the pulse width can not be greater than 1/3 of the cycle rate.
- 35. Vcc and VccQ must track each other.
- thz (MAX) will prevail over tbosck (MAX) + trpst (MAX) condition. tlz (MIN) will prevail over tbosck (MIN) + trpre (MAX) condition.

- trest end point and trere begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (trest), or begins driving (trere).
- During Initialization, Vcco, Vττ, and VREF must be equal to or less than Vcc + 0.3V.
   Alternatively, Vττ may be 1.35V maximum during power up, even if Vcc/Vcco are 0.0V, provided a minimum of 42 0 of series resistance is used between the Vττ supply and the input pin.
- The current part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.
- 40. Random addressing changing and 50 percent of data changing at every transfer.
- 41. Random addressing changing and 100 percent of data changing at every transfer.
- 42. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until tREF later.
- Ibb2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level.
   Ibb2Q is similar to lbb2F except lbb2Q specifies the address and control inputs to remain stable. Although lbb2F, lbb2N, and lbb2Q are similar, lbb2F is "worst case."
- Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles.
- Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.
- When an input signal is HIGH or LOW, it is defined as a steady state logic HIGH or LOW.
- The 335 speed grade will operate with tras (MIN) = 40ns and tras (MAX) = 120.000ns at any slower frequency.


### ORDERING INFORMATION FOR BD4

Part Number	Speed	CAS Latency	tRCD	<b>t</b> RP	Height*
W3EG72128S335BD4-xG	166MHz/333Mb/s	2.5	3	3	31.75 (1.25")
W3EG72128S262BD4-xG	133MHz/266Mb/s	2	2	2	31.75 (1.25")
W3EG72128S265BD4-xG	133MHz/266Mb/s	2.5	3	3	31.75 (1.25")
W3EG72128S202BD4-xG	100MHz/200Mb/s	2	2	2	31.75 (1.25")

### NOTES:

- Consult Factory for availability of RoHS compliant products. (G = RoHS Compliant)
- Vendor specific part numbers are used to provide memory components source control. The place holder for this is shown as lower case "-x" in the part numbers above and is to be replaced with the respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
- Consult factory for availability of industrial temperature (-40°C to 85°C) option

### PACKAGE DIMENSIONS FOR BD4



\* ALL DIMENSIONS ARE IN MILIMETERS AND (INCHES)


### **ORDERING INFORMATION FOR AD4**

Part Number	Speed	CAS Latency	tRCD	<b>t</b> RP	Height*
W3EG72128S335AD4-xG	166MHz/333Mb/s	2.5	3	3	35.05 (1.138")
W3EG72128S262AD4-xG	133MHz/266Mb/s	2	2	2	35.05 (1.138")
W3EG72128S265AD4-xG	133MHz/266Mb/s	2.5	3	3	35.05 (1.138")
W3EG72128S202AD4-xG	100MHz/200Mb/s	2	2	2	35.05 (1.138")

### NOTES:


- Consult Factory for availability of RoHS compliant products. (G = RoHS Compliant)
- Vendor specific part numbers are used to provide memory components source control. The place holder for this is shown as lower case "-x" in the part numbers above and is to be replaced with the respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
- Consult factory for availability of industrial temperature (-40°C to 85°C) option

### PACKAGE DIMENSIONS FOR AD4



\* ALL DIMENSIONS ARE IN MILIMETERS AND (INCHES)

### PART NUMBERING GUIDE



## **Document Title**

1GB - 2x64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL

# **Revision History**

Rev#	History	Release Date	Status
Rev 0	Created	7-23-03	Advanced
Rev 1	Added AD4 and BD4 package height option	4-6-04	Preliminary
Rev 2	Added AC specs	10-4-04	Preliminary
Rev 3	3.1 Added part number matrix	8-05	Preliminary