



74BCT543 Octal Registered Transceiver

General Description


The 74BCT543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The A outputs are guaranteed to sink 24 mA while the B outputs are rated for 64 mA.

Features


- 8-bit octal transceiver
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- A outputs sink 24 mA
- B outputs sink 64 mA
- Low I_{CCZ} through BiCMOS techniques
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Guaranteed 4000V minimum ESD protection
- Guaranteed latchup protection
- Nondestructive hot insertion capability
- High impedance in power down (I_{ZZ} and V_{ID})

Ordering Code: See Section 11

Logic Symbols




TL/F/10948-1



TL/F/10948-4

Connection Diagram

Pin Assignment for
DIP and SOIC



TL/F/10948-2

543

Pin Names	Description
$\overline{OEAB}$	A-to-B Output Enable Input (Active LOW)
$\overline{OEBA}$	B-to-A Output Enable Input (Active LOW)
$\overline{CEAB}$	A-to-B Enable Input (Active LOW)
$\overline{CEBA}$	B-to-A Enable Input (Active LOW)
$\overline{LEAB}$	A-to-B Latch Enable Input (Active LOW)
$\overline{LEBA}$	B-to-A Latch Enable Input (Active LOW)
A_0-A_7	A-to-B Data Inputs or B-to-A TRI-STATE® Outputs
B_0-B_7	B-to-A Data Inputs or A-to-B TRI-STATE Outputs

Functional Description

The BCT543 contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ($\overline{CEAB}$) input must be LOW in order to enter data from A_0-A_7 or take data from B_0-B_7 , as indicated in the Data I/O Control Table. With $\overline{CEAB}$ LOW, a LOW signal on the A-to-B Latch Enable ($\overline{LEAB}$) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the $\overline{LEAB}$ signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With $\overline{CEAB}$ and $\overline{OEAB}$ both LOW, the TRI-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the $\overline{CEBA}$, $\overline{LEBA}$ and $\overline{OEBA}$ inputs.

Data I/O Control Table

Inputs			Latch Status	Output Buffers
$\overline{CEAB}$	$\overline{LEAB}$	$\overline{OEAB}$		
H	X	X	Latched	High Z
X	H	X	Latched	—
L	L	X	Transparent	—
X	X	H	—	High Z
L	X	L	—	Driving

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

A-to-B data flow shown; B-to-A flow control is the same, except using $\overline{CEBA}$, $\overline{LEBA}$ and $\overline{OEBA}$

10

Logic Diagram



TL/F/10948-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias Plastic	−55°C to +150°C
V _{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Voltage Applied to Output in the Disable or Power-Off State in HIGH State	−0.5V to +5.5V −0.5V to V _{CC}
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)
ESD Last Passing Voltage (Min)	4000V
DC Latchup Source Current	500 mA
Over Voltage Latchup	V _{CC} + 4.5V

Recommended Operating Conditions

Free Air Ambient Temperature Commercial	0°C to +70°C
Supply Voltage Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter	74BCT			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			−1.2	V	Min	I _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	2.4 2.0			V	Min	I _{OH} = −3 mA I _{OH} = −15 mA
V _{OL}	Output LOW Voltage		0.55		V	Min	I _{OL} = 64 mA
I _{IH}	Input HIGH Current		5.0		μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test		7.0		μA	Max	V _{IN} = 7.0V (OEAB, OEBA, LEAB, LEBA, CEAB, CEBA)
I _{BVIT}	Input HIGH Current Breakdown (I/O)		0.5		mA	Max	V _{IN} = 5.5V (A _n , B _n)
I _{CEX}	Output HIGH Leakage Current		50		μA	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded

DC Electrical Characteristics (Continued)

Symbol	Parameter	74BCT			Units	V _{CC}	Conditions
		Min	Typ	Max			
I _{IL}	Input LOW Current			-0.6 -1.2	mA	Max	V _{IN} = 0.5V ($\overline{\text{OEAB}}$, $\overline{\text{OEBA}}$) V _{IN} = 0.5V ($\overline{\text{CEAB}}$, $\overline{\text{CEBA}}$)
I _{IH} + I _{OZH}	Output Leakage Current			70	μA	Max	V _{OUT} = 2.7V (A _n , B _n)
I _{IL} + I _{OZL}	Output Leakage Current			-650	μA	Max	V _{OUT} = 0.5V (A _n , B _n)
I _{OS}	Output Short-Circuit Current	-60 -100		-150 -225	mA	Max	V _{OUT} = 0V (A _n) V _{OUT} = 0V (B _n)
I _{ZZ}	Bus Drainage Test			500	μA	0.0V	V _{OUT} = 5.25V (A _n , B _n)
I _{CCH}	Power Supply Current			15	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current			71	mA	Max	V _O = LOW
I _{CCZ}	Power Supply Current			15	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 8 for Waveforms and Load Configurations

Symbol	Parameter	74BCT			74BCT		Units	Fig. No.
		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A , V _{CC} = Com C _L = 50 pF			
		Min	Typ	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay Transparent Mode A _n to B _n or B _n to A _n	2.0 2.0		8.8 9.6	2.0 2.0	8.8 9.6	ns	8-3
t _{PLH} t _{PHL}	Propagation Delay LEBA or LEAB to A _n or B _n	2.0 2.0		12.9 12.7	2.0 2.0	12.9 12.7	ns	8-3
t _{PZH} t _{PZL}	Output Enable Time OEBA or OEAB to A _n or B _n CEBA or CEAB to A _n or B _n	1.0 1.0		12.5 14.5	1.0 1.0	12.5 14.5	ns	8-5
t _{PHZ} t _{PLZ}	Output Disable Time OEBA or OEAB to A _n or B _n CEBA or CEAB to A _n or B _n	1.0 1.0		8.1 7.2	1.0 1.0	8.1 7.2		
t _{OSHL} (Note 1)	Pin to Pin Skew HL Data to Output			0.8		0.8	ns	
t _{OSLH} (Note 1)	Pin to Pin Skew LH Data to Output			0.8		0.8	ns	
t _{OST} (Note 1)	Pin to Pin Skew LH/HL Data to Output			3.8		3.8	ns	
t _{PV} (Note 2)	Device to Device Skew LH/HL Data to Output			4.0		4.0	ns	

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW to HIGH and/or HIGH to LOW (t_{OST}).

Note 2: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device.

AC Operating Requirements: See Section 8 for Waveforms

Symbol	Parameter	74BCT		74BCT		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{Com}$			
		Min	Max	Min	Max		
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW A_n or B_n to $\overline{\text{LEBA}}$ or $\overline{\text{LEAB}}$	4.5 3.0		4.5 3.5		ns	8-6
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW A_n or B_n to $\overline{\text{LEBA}}$ or $\overline{\text{LEAB}}$	1.5 3.0		1.5 3.5			
$t_w(\text{L})$	Latch Enable, B to A Pulse Width, LOW	7.0		7.0		ns	8-4

Extended AC Electrical Characteristics: See Section 8 for Waveforms and Load Configurations

Symbol	Parameter	74BCT		74BCT		Units	Fig. No.
		T _A = Com V _{CC} = Com C _L = 50 pF 8 Outputs Switching (Note 3)		T _A = Com V _{CC} = Com C _L = 250 pF (Note 4)			
		Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay Transparent Mode A _n to B _n or B _n to A _n	3.0 3.0	9.8 10.6	3.0 3.0	9.8 10.6	ns	8-3
t _{PLH} t _{PHL}	Propagation Delay LEB _A to A _n	3.0 3.0	13.4 13.2	3.0 3.0	13.9 13.7	ns	8-3
t _{PLH} t _{PHL}	Propagation Delay LEA _B to B _n	4.5 4.5	13.0 13.0	4.5 4.5	13.5 13.5	ns	8-3

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

Note 4: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Control Inputs	6	pF	$V_{CC} = 5.0\text{V}$
C_{OUT}	Output Pin Capacitance	11	pF	$V_{CC} = 5.0\text{V}$