

Memory Products



Never stop thinking.

Edition 2004-02

Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany © Infineon Technologies AG 2004. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

HYB25D256400B[T/C](L) HYB25D256800B[T/C](L) HYB25D256160B[T/C](L)

256 Mbit Double Data Rate SDRAM

DDR SDRAM

Memory Products



HYB25D256400B[T/C](L), HYB25D256800B[T/C](L), HYB25D256160B[T/C](L)

| Revision Histo | ory: Rev. 1.2 | 2004-02 |
|-----------------------|-----------------------------------------------------|---------------------------|
| Previous Version | on: V1.1 | 2003-01 |
| Page | Subjects (major changes since last revision) | |
| Rev 1.2 | | |
| All | Added Products HYB25D256800BT-5, HYB25D256 | 160BT-5, HYB25D256400BC-5 |
| 62-66 | Corrected AC Timing values in table 19 and 20 to be | e conform with Jedec |
| All | Editorial changes | |

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

techdoc.mp@infineon.com





HYB25D256[400/800/160]B[T/C](L) 256-Mbit Double Data Rate SDRAM

| Pin Configuration | |
|-----------------------------------------------------------|----|
| 3 Functional Description | |
| | |
| 3.1 Initialization | |
| 3.2 Mode Register Definition | |
| 3.2.1 Burst Length | |
| 3.2.2 Burst Type | |
| 3.2.3 Read Latency | |
| 3.2.4 Operating Mode | 19 |
| 3.3 Extended Mode Register | 20 |
| 3.3.1 DLL Enable/Disable | 20 |
| 3.3.2 Output Drive Strength | 20 |
| 3.4 Commands | 21 |
| 3.5 Operations | |
| 3.5.1 Bank/Row Activation | |
| 3.5.2 Reads | |
| 3.5.3 Writes | |
| 3.5.4 Precharge | |
| 3.5.5 Power-Down | |
| 3.6 Simplified State Diagram | |
| 4 Electrical Characteristics | |
| 4.1 Operating Conditions | |
| 4.2 Normal Strength Pull-down and Pull-up Characteristics | |
| 4.3 Weak Strength Pull-down and Pull-up Characteristics | |
| 4.4 AC Characteristics | 60 |
| 4.4.1 I_{DD} Current Measurement Conditions | |
| 5 Timing Diagrams | 69 |
| 6 Package Outlines | |



256 Mbit Double Data Rate SDRAM DDR SDRAM

HYB25D256400B[T/C](L) HYB25D256800B[T/C](L) HYB25D256160B[T/C](L)

1 Overview

1.1 Features

- Double data rate architecture: two data transfers per clock cycle.
- Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver.
- DQS is edge-aligned with data for reads and is center-aligned with data for writes
- Differential clock inputs (CK and CK)
- Four internal banks for concurrent operation
- · Data mask (DM) for write data
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Burst Lengths: 2, 4, or 8
- CAS Latency: 2, 2.5, 3
- Auto Precharge option for each burst access
- · Auto Refresh and Self Refresh Modes
- 7.8 μs Maximum Average Periodic Refresh Interval (8K refresh)
- 2.5V (SSTL 2 compatible) I/O
- $V_{DDQ} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (DDR200, DDR266, DDR333); $V_{DDQ} = 2.6 \text{ V} \pm 0.1 \text{ V}$ (DDR400)
- V_{DD} = 2.5 V ± 0.2 V (DDR200, DDR266, DDR333); V_{DD} = 2.6 V ± 0.1 V (DDR400)
- P-TSOPII-66-1 package
- P-TFBGA-60-2 package with 3 depopulated rows (12 mm × 8 mm²).

Table 1 Performance

| Part Number Speed Cod | de | | -5 | -6 | -7F | -7 | -8 | Unit |
|-----------------------|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------|
| Speed Grade Component | | | DDR400B | DDR333B | DDR266 | DDR266A | DDR200 | _ |
| | Module | | PC3200- 3033 | PC2700- 2533 | PC2100- 2022 | PC2100- 2033 | PC1600- 2022 | _ |
| max. Clock Frequency | @CL3 | $f_{\rm CK3}$ | 200 | 166 | _ | _ | _ | MHz |
| | @CL2.5 | $f_{\rm CK2.5}$ | 166 | 166 | 143 | 143 | 125 | MHz |
| | @CL2 | $f_{\rm CK2}$ | 133 | 133 | 133 | 133 | 100 | MHz |

1.2 Description

The 256Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad-bank DRAM.

The 256Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 256Mb DDR SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edge-aligned with data for Reads and center-aligned with data for Writes.

Data Sheet 6 Rev. 1.2, 2004-02



HYB25D256[400/800/160]B[T/C](L) 256-Mbit Double Data Rate SDRAM

Overview

The 256Mb DDR SDRAM operates from a differential clock (CK and $\overline{\text{CK}}$; the crossing of CK going HIGH and $\overline{\text{CK}}$ going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible.

Note: The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.



Overview

Table 2 Ordering Information

| Part Number 1) | Org. | CAS-RCD-RP Latencies | Clock (MHz) | CAS-RCD-RP Latencies | Clock (MHz) | Speed | Package |
|----------------------|------|-------------------------|----------------|-------------------------|----------------|---------|---------------|
| HYB25D256800BT(L)-5 | x8 | 3 - 3 - 3 | 200 | 2.5 - 3 - 3 | 166 | DDR400B | P-TSOPII-66-1 |
| HYB25D256160BT(L)-5 | ×16 | 2.5 - 3 - 3 | 166 | 2 - 3 - 3 | 133 | DDR333 | |
| HYB25D256400BT(L)-6 | ×4 | | | | | | |
| HYB25D256800BT(L)-6 | ×8 | | | | | | |
| HYB25D256160BT(L)-6 | ×16 | | | | | | |
| HYB25D256400BT(L)-7 | ×4 | | 143 | - | 133 | DDR266A | |
| HYB25D256800BT(L)-7 | ×8 | | | | | | |
| HYB25D256160BT(L)-7 | ×16 | | | | | | |
| HYB25D256400BT(L)-7F | ×4 | | 143 | 2 - 2 - 2 | 133 | DDR266 | |
| HYB25D256800BT(L)-7F | ×8 | | | | | | |
| HYB25D256160BT(L)-7F | ×16 | | | | | | |
| HYB25D256400BT(L)-8 | ×4 | | 125 | | 100 | DDR200 | |
| HYB25D256800BT(L)-8 | ×8 | | | | | | |
| HYB25D256160BT(L)-8 | ×16 | | | | | | |
| HYB25D256400BC(L)-5 | ×4 | 3 - 3 - 3 | 200 | 2.5 - 3 - 3 | 166 | DDR400B | P-TFBGA-60-2 |
| HYB25D256400BC(L)-6 | ×4 | 2.5 - 3 - 3 | 166 | 2 - 3 - 3 | 133 | DDR333 | |
| HYB25D256800BC(L)-6 | ×8 | | | | | | |
| HYB25D256160BC(L)-6 | ×16 | | | | | | |
| HYB25D256400BC(L)-7 | ×4 | | 143 | | 133 | DDR266A | |
| HYB25D256800BC(L)-7 | ×8 | | | | | | |
| HYB25D256160BC(L)-7 | ×16 | | | | | | |
| HYB25D256400BC(L)-7F | ×4 | | 143 | 2 - 2 - 2 | | DDR266 | |
| HYB25D256800BC(L)-7F | ×8 | | | | | | |
| HYB25D256160BC(L)-7F | ×16 | | | | | | |
| HYB25D256400BC(L)-8 | ×4 | | 125 | | 100 | DDR200 | |
| HYB25D256800BC(L)-8 | ×8 | | | | | | |
| HYB25D256160BC(L)-8 | ×16 | | | | | | |

¹⁾ HYB: designator for memory components, 25D: DDR-I SDRAMs at Vddq=2.5V, 256: 256Mb density, 400/800/160: Product variations x4, x8 and x16, B: Die revision B, C/T: Package type FBGA and TSOP, L: Low power version (optional) - these components are specifically selected for low IDD6 Self Refresh currents.



2 Pin Configuration

| 1 | 2 | 3 | | 7 | 8 | 9 | 1 | 2 | 3 | | 7 | 8 | 9 |
|------|------|-----|------|-----|--------|------|----------|------|-----|--------|-----|--------|------|
| vssq | NC | vss | A | VDD | NC | VDDQ | VSSQ | DQ7 | vss | A | VDD | DQ0 | VDDQ |
| NC | VDDQ | DQ3 | В | DQ0 | vssq | NC | NC | VDDQ | DQ6 | В | DQ1 | vssq | NC |
| NC | vssq | NC | С | NC | VDDQ | NC | NC | VSSQ | DQ5 | С | DQ2 | VDDQ | NC |
| NC | VDDQ | DQ2 | D | DQ1 | VSSQ | NC | NC | VDDQ | DQ4 | D | DQ3 | VSSQ | NC |
| NC | vssq | DQS | E | NC | VDDQ | NC | NC | VSSQ | DQS | E | NC | VDDQ | NC |
| VREF | vss | DM | F | NC | VDD | NC | VREF | vss | DM | F | NC | VDD | NC |
| | CLK | CLK | G | WE | CAS | | <u> </u> | CLK | CLK | G | WE | CAS | |
| | A12 | CKE | н | RAS | cs | | | A12 | CKE | Н | RAS | cs | |
| | A11 | A9 | J | BA1 | BA0 | | | A11 | A9 | J | BA1 | BA0 | |
| | A8 | A7 | к | Α0 | A10/AP | | | A8 | A7 | К | Α0 | A10/AP | |
| | A6 | A5 | L | A2 | A1 | | | A6 | A5 | L | A2 | A1 | |
| | A4 | vss | М | VDD | А3 | | | A4 | vss | M | VDD | А3 | |
| | | | (x4) | | • | | | | | (x8) | | • | 1 |

| 1 | 2 | 3 | | 7 | 8 | 9 |
|------|------|------|-------|------|--------|------|
| vssq | DQ15 | vss | Α | VDD | DQ0 | VDDQ |
| DQ14 | VDDQ | DQ13 | В | DQ2 | vssq | DQ1 |
| DQ12 | vssq | DQ11 | С | DQ4 | VDDQ | DQ3 |
| DQ10 | VDDQ | DQ9 | D | DQ6 | vssq | DQ5 |
| DQ8 | vssq | UDQS | E | LDQS | VDDQ | DQ7 |
| VREF | vss | UDM | F | LDM | VDD | NC |
| • | CLK | CLK | G | WE | CAS | |
| | A12 | CKE | Н | RAS | cs | |
| | A11 | A9 | J | BA1 | BA0 | |
| | A8 | A7 | К | A0 | A10/AP | |
| | A6 | A5 | L | A2 | A1 | |
| | A4 | vss | М | VDD | А3 | |
| | | | (x16) | | | • |

Figure 1 Pin Configuration P-TFBGA-60-2 (Top View - see the balls through the package)






Figure 2 Pin Configuration P-TSOPII-66-1



Table 3 Input/Output Functional Description

| Symbol | Туре | Function |
|--------------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CK, CK | Input | Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$. Output (read) data is referenced to the crossings of CK and $\overline{\text{CK}}$ (both directions of crossing). |
| CKE | Input | Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for power down entry and exit, and for self refresh entry. CKE is asynchronous for self refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, \overline{CK} and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self refresh. |
| <u>cs</u> | Input | Chip Select: All commands are masked when \overline{CS} is registered HIGH. \overline{CS} provides for external bank selection on systems with multiple banks. \overline{CS} is considered part of the command code. The standard pinout includes one \overline{CS} pin. |
| RAS, CAS, WE | Input | Command Inputs: \overline{RAS} , \overline{CAS} and \overline{WE} (along with \overline{CS}) define the command being entered. |
| DM | Input | Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. |
| BA0, BA1 | Input | Bank Address Inputs: BA0 and BA1 define to which bank an Active, Read, Write or Precharge command is being applied. BA0 and BA1 also determines if the mode register or extended mode register is to be accessed during a MRS or EMRS cycle. |
| A0 – A12 | Input | Address Inputs: Provide the row address for Active commands, and the column address and Auto Precharge bit for Read/Write commands, to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op-code during a Mode Register Set command. |
| DQ | Input/Output | Data Input/Output: Data bus. |
| DQS | Input/Output | Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. Used to capture write data. |
| NC | _ | No Connect: No internal electrical connection is present. |
| V_{DDQ} | Supply | DQ Power Supply: $2.5 \text{ V} \pm 0.2 \text{ V} / 2.6 \text{V} \pm 0.1 \text{V}.$ |
| V_{SSQ} | Supply | DQ Ground |
| V_{DD} | Supply | Power Supply: 2.5 V \pm 0.2 V / 2.6V \pm 0.1V |
| $V_{\rm SS}$ | Supply | Ground |
| V_{REF} | Supply | SSTL_2 reference voltage: (V _{DDQ} / 2) |






Figure 3 Block Diagram (64Mb × 4)

Notes:

- 1. This Functional Block Diagram is intended to facilitate user understanding of the operation of the device; it does not represent an actual circuit implementation.
- 2. DM is a unidirectional signal (input only), but is internally loaded to match the load of the bidirectional DQ and DQS signals.






Figure 4 Block Diagram (32Mb × 8)

Notes:

- 1. This Functional Block Diagram is intended to facilitate user understanding of the operation of the device; it does not represent an actual circuit implementation.
- 2. DM is a unidirectional signal (input only), but is internally loaded to match the load of the bidirectional DQ and DQS signals.






Figure 5 Block Diagram (16Mb × 16)

Notes:

- 1. This Functional Block Diagram is intended to facilitate user understanding of the operation of the device; it does not represent an actual circuit implementation.
- 2. UDM and LDM are unidirectional signals (input only), but is internally loaded to match the load of the bidirectional DQ, UDQS and LDQS signals.



HYB25D256[400/800/160]B[T/C](L) 256-Mbit Double Data Rate SDRAM

Functional Description

3 Functional Description

The 256Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 268, 435, 456 bits. The 256Mb DDR SDRAM is internally configured as a quad-bank DRAM.

The 256Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double-data-rate architecture is essentially a 2n prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 256Mb DDR SDRAM consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed (BAO, BA1 select the bank; A0-A12 select the row). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst access.

Prior to normal operation, the DDR SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

3.1 Initialization

DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. The following criteria must be met:

No power sequencing is specified during power up or power down given the following criteria:

- $V_{
 m DD}$ and $V_{
 m DDQ}$ are driven from a single power converter output
- *V*_{TT} meets the specification
- A minimum resistance of 42 Ω limits the input current from the $V_{\rm TT}$ supply into any pin and $V_{\rm REF}$ tracks $V_{\rm DDQ}/2$ or the following relationship must be followed:
- $V_{\rm DDQ}$ is driven after or with $V_{\rm DD}$ such that $V_{\rm DDQ}$ < $V_{\rm DD}$ + 0.3 V
- $V_{\rm TT}$ is driven after or with $V_{\rm DDQ}$ such that $V_{\rm TT}$ < $V_{\rm DDQ}$ + 0.3 V
- V_{REF} is driven after or with V_{DDQ} such that $V_{\text{REF}} < V_{\text{DDQ}} + 0.3 \text{ V}$

The DQ and DQS outputs are in the High-Z state, where they remain until driven in normal operation (by a read access). After all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM requires a 200µs delay prior to applying an executable command.

Once the 200µs delay has been satisfied, a Deselect or NOP command should be applied, and CKE should be brought HIGH. Following the NOP command, a Precharge ALL command should be applied. Next a Mode Register Set command should be issued for the Extended Mode Register, to enable the DLL, then a Mode Register Set command should be issued for the Mode Register, to reset the DLL, and to program the operating parameters. 200 clock cycles are required between the DLL reset and any executable command. During the 200 cycles of clock for DLL locking, a Deselect or NOP command must be applied. After the 200 clock cycles, a Precharge ALL command should be applied, placing the device in the "all banks idle" state.

Once in the idle state, two AUTO REFRESH cycles must be performed. Additionally, a Mode Register Set command for the Mode Register, with the reset DLL bit deactivated (i.e. to program operating parameters without resetting the DLL) must be performed. Following these cycles, the DDR SDRAM is ready for normal operation.



3.2 Mode Register Definition

The Mode Register is used to define the specific mode of operation of the DDR SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, and an operating mode. The Mode Register is programmed via the Mode Register Set command (with BA0 = 0 and BA1 = 0) and retains the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Mode Register bits A0-A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4-A6 specify the CAS latency, and A7-A12 specify the operating mode.

The Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements results in unspecified operation.

MR Mode Register Definition

 $(BA[1:0] = 00_{R})$

| BA1 | BA0 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | А3 | A2 | A1 | A0 |
|------|------|----------------|-----|-----|----|----|----|----|----|----|----|----|----|----|
| 0 | 0 | OPERATING MODE | | | | | | CL | | вт | | BL | I | |
| reg. | addr | | | V | ٧ | 1 | | | W | | W | | W | |

| Field | Bits | Туре | Description |
|-------|--------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BL | [2:0] | w | Burst Length Number of sequential bits per DQ related to one read/write command; see Chapter 3.2.1. Note: All other bit combinations are RESERVED. 001 2 010 4 011 8 |
| ВТ | 3 | w | Burst Type See Table 4 for internal address sequence of low order address bits; see Chapter 3.2.2. 0 Sequential 1 Interleaved |
| CL | [6:4] | W | CAS Latency Number of full clocks from read command to first data valid window; see Chapter 3.2.3. Note: All other bit combinations are RESERVED. 010 2 011 (3.0 Optional, not covered by this data sheet) 101 2.5 110 1.5 for DDR200 components only |
| MODE | [12:3] | W | Operating Mode Note: All other bit combinations are RESERVED. O Normal Operation |



3.2.1 Burst Length

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable. The burst length determines the maximum number of column locations that can be accessed for a given Read or Write command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a Read or Write command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst wraps within the block if a boundary is reached. The block is uniquely selected by A1-Ai when the burst length is set to two, by A2-Ai when the burst length is set to four and by A3-Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both Read and Write bursts.

3.2.2 Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in **Table 4**.

Table 4 Burst Definition

| Burst | Start | ing Colun | nn Address | Order of A | ccesses Within a Burst | | |
|--------|-------|-----------|------------|-------------------|------------------------|--|--|
| Length | A2 | A1 | Α0 | Type = Sequential | Type = Interleaved | | |
| 2 | | | 0 | 0-1 | 0-1 | | |
| | | | 1 | 1-0 | 1-0 | | |
| 4 | | 0 | 0 | 0-1-2-3 | 0-1-2-3 | | |
| | | 0 | 1 | 1-2-3-0 | 1-0-3-2 | | |
| | | 1 | 0 | 2-3-0-1 | 2-3-0-1 | | |
| | | 1 | 1 | 3-0-1-2 | 3-2-1-0 | | |
| 8 | 0 | 0 | 0 | 0-1-2-3-4-5-6-7 | 0-1-2-3-4-5-6-7 | | |
| | 0 | 0 | 1 | 1-2-3-4-5-6-7-0 | 1-0-3-2-5-4-7-6 | | |
| | 0 | 1 | 0 | 2-3-4-5-6-7-0-1 | 2-3-0-1-6-7-4-5 | | |
| | 0 | 1 | 1 | 3-4-5-6-7-0-1-2 | 3-2-1-0-7-6-5-4 | | |
| | 1 | 0 | 0 | 4-5-6-7-0-1-2-3 | 4-5-6-7-0-1-2-3 | | |
| | 1 | 0 | 1 | 5-6-7-0-1-2-3-4 | 5-4-7-6-1-0-3-2 | | |
| | 1 | 1 | 0 | 6-7-0-1-2-3-4-5 | 6-7-4-5-2-3-0-1 | | |
| | 1 | 1 | 1 | 7-0-1-2-3-4-5-6 | 7-6-5-4-3-2-1-0 | | |
| | | | | | | | |



HYB25D256[400/800/160]B[T/C](L) 256-Mbit Double Data Rate SDRAM

Functional Description

Notes:

- 1. For a burst length of two, A1-Ai selects the two-data-element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2-Ai selects the four-data-element block; A0-A1 selects the first access within the block.
- 3. For a burst length of eight, A3-Ai selects the eight-data- element block; A0-A2 selects the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

3.2.3 Read Latency

The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a Read command and the availability of the first burst of output data. The latency can be programmed 2, 2.5 or 3 clocks. CAS latency of 1.5 is an optional feature on this device. If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally coincident with clock edge n + m (see **Figure 6**). Reserved states should not be used as unknown operation or incompatibility with future versions may result.



3.2.4 Operating Mode

The normal operating mode is selected by issuing a Mode Register Set Command with bits A7-A12 set to zero, and bits A0-A6 set to the desired values. A DLL reset is initiated by issuing a Mode Register Set command with bits A7 and A9-A12 each set to zero, bit A8 set to one, and bits A0-A6 set to the desired values. A Mode Register Set command issued to reset the DLL should always be followed by a Mode Register Set command to select normal operating mode.

All other combinations of values for A7-A12 are reserved for future use and/or test modes. Test modes and reserved states should not be used as unknown operation or incompatibility with future versions may result.




Figure 6 Required CAS Latencies



3.3 Extended Mode Register

The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional functions include DLL enable/disable, and output drive strength selection (optional). These functions are controlled via the bits shown in the Extended Mode Register Definition. The Extended Mode Register is programmed via the Mode Register Set command (with BA0 = 1 and BA1 = 0) and retains the stored information until it is programmed again or the device loses power. The Extended Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements result in unspecified operation.

3.3.1 DLL Enable/Disable


The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. The DLL is automatically disabled when entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time the DLL is enabled, 200 clock cycles must occur before a Read command can be issued. This is the reason 200 clock cycles must occur before issuing a Read or Write command upon exit of self refresh operation.

3.3.2 Output Drive Strength

The normal drive strength for all outputs is specified to be SSTL_2, Class II. In addition this design version supports a weak driver mode for lighter load and/or point-to-point environments which can be activated during mode register set. I-V curves for the normal and weak drive strength are included in this document.

| EMR Extende | ed Mod | e Regis | ster De | finition | | (BA | [1:0] = | 01 _B) | | | | | | |
|----------------|--------|---------|----------------|----------|----|-----|---------|-------------------|----|----|----|-----|----|----|
| BA1 | BA0 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | А3 | A2 | A1 | A0 |
| 0 | 1 | | OPERATING MODE | | | | | | | 0 | DS | DLL | | |
| reg. | addr | | <u> </u> | 1 | | \ | V | <u> </u> | 1 | 1 | | W | W | W |

| Field | Bits | Туре | Description |
|-------|--------|------|------------------------------------------------------------------------------------|
| DLL | 0 | W | DLL Status See Chapter 3.3.1. 0 Enabled 1 Disabled |
| DS | 1 | W | Drive Strength See Chapter 3.3.2, Chapter 4.2 and Chapter 4.3. 0 Normal 1 Weak |
| 0 | 2 | w | 0 must be set to 0 |
| MODE | [12:3] | w | Operating Mode Note: All other bit combinations are RESERVED. O Normal Operation |





3.4 Commands

Deselect

The Deselect function prevents new commands from being executed by the DDR SDRAM. The DDR SDRAM is effectively deselected. Operations already in progress are not affected.

No Operation (NOP)

The No Operation (NOP) command is used to perform a NOP to a DDR SDRAM. This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

Mode Register Set

The mode registers are loaded via inputs A0-A12, BA0 and BA1. See mode register descriptions in the Register Definition section. The Mode Register Set command can only be issued when all banks are idle and no bursts are in progress. A subsequent executable command cannot be issued until t_{MRD} is met.

Active

The Active command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A12 selects the row. This row remains active (or open) for accesses until a Precharge (or Read or Write with Auto Precharge) is issued to that bank. A Precharge (or Read or Write with Auto Precharge) command must be issued and completed before opening a different row in the same bank.

Read

The Read command is used to initiate a burst read access to an active (open) row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-Ai, Aj (where $[i=8, j=don't\ care]$ for \times 16, $[i=9, j=don't\ care]$ for \times 8 and [i=9, j=11] for \times 4) selects the starting column location. The value on input A10 determines whether or not Auto Precharge is used. If Auto Precharge is selected, the row being accessed is precharged at the end of the Read burst; if Auto Precharge is not selected, the row remains open for subsequent accesses.

Write

The Write command is used to initiate a burst write access to an active (open) row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-Ai, Aj (where [i = 9, j = don't care] for \times 8; where [i = 9, j = 11] for \times 4) selects the starting column location. The value on input A10 determines whether or not Auto Precharge is used. If Auto Precharge is selected, the row being accessed is precharged at the end of the Write burst; if Auto Precharge is not selected, the row remains open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered low, the corresponding data is written to memory; if the DM signal is registered high, the corresponding data inputs are ignored, and a Write is not executed to that byte/column location.

Precharge

The Precharge command is used to deactivate (close) the open row in a particular bank or the open row(s) in all banks. The bank(s) will be available for a subsequent row access a specified time (t_{RP}) after the Precharge command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any Read or Write commands being issued to that bank. A precharge command is treated as a NOP if there is no open row in that bank, or if the previously open row is already in the process of precharging.



HYB25D256[400/800/160]B[T/C](L) 256-Mbit Double Data Rate SDRAM

Functional Description

Auto Precharge

Auto Precharge is a feature which performs the same individual-bank precharge functions described above, but without requiring an explicit command. This is accomplished by using A10 to enable Auto Precharge in conjunction with a specific Read or Write command. A precharge of the bank/row that is addressed with the Read or Write command is automatically performed upon completion of the Read or Write burst. Auto Precharge is nonpersistent in that it is either enabled or disabled for each individual Read or Write command. Auto Precharge ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge (t_{RP}) is completed. This is determined as if an explicit Precharge command was issued at the earliest possible time, as described for each burst type in the Operation section of this data sheet.

Burst Terminate

The Burst Terminate command is used to truncate read bursts (with Auto Precharge disabled). The most recently registered Read command prior to the Burst Terminate command is truncated, as shown in the Operation section of this data sheet.

Auto Refresh

Auto Refresh is used during normal operation of the DDR SDRAM and is analogous to CAS Before RAS (CBR) Refresh in previous DRAM types. This command is nonpersistent, so it must be issued each time a refresh is required.

The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an Auto Refresh command. The 1 Gb DDR SDRAM requires Auto Refresh cycles at an average periodic interval of 7.8 μs (maximum).

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight Auto Refresh commands can be posted in the system, meaning that the maximum absolute interval between any Auto Refresh command and the next Auto Refresh command is $9 \times 7.8 \,\mu s$ (70.2 μs). This maximum absolute interval is short enough to allow for DLL updates internal to the DDR SDRAM to be restricted to Auto Refresh cycles, without allowing too much drift in t_{AC} between updates.

Self Refresh

The Self Refresh command can be used to retain data in the DDR SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the DDR SDRAM retains data without external clocking. The Self Refresh command is initiated as an Auto Refresh command coincident with CKE transitioning low. The DLL is automatically disabled upon entering Self Refresh, and is automatically enabled upon exiting Self Refresh (200 clock cycles must then occur before a Read command can be issued). Input signals except CKE (low) are "Don't Care" during Self Refresh operation.

The procedure for exiting self refresh requires a sequence of commands. CK (and $\overline{\text{CK}}$) must be stable prior to CKE returning high. Once CKE is high, the SDRAM must have NOP commands issued for t_{XSNR} because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh and DLL requirements is to apply NOPs for 200 clock cycles before applying any other command.



Table 5 Truth Table 1a: Commands

| Name (Function) | CS | RAS | CAS | WE | Address | MNE | Notes |
|--------------------------------------------------------|----|-----|-----|----|----------|--------|--------|
| Deselect (NOP) | Н | X | Х | Х | X | NOP | 1)9) |
| No Operation (NOP) | L | Н | Н | Н | X | NOP | 1)9) |
| Active (Select Bank And Activate Row) | L | L | Н | Н | Bank/Row | ACT | 1)3) |
| Read (Select Bank And Column, And Start Read Burst) | L | Н | L | Н | Bank/Col | Read | 1)4) |
| Write (Select Bank And Column, And Start Write Burst) | L | Н | L | L | Bank/Col | Write | 1)4) |
| Burst Terminate | L | Н | Н | L | X | BST | 1)8) |
| Precharge (Deactivate Row In Bank Or Banks) | L | L | Н | L | Code | PRE | 1)5) |
| Auto Refresh Or Self Refresh (Enter Self Refresh Mode) | L | L | L | Н | X | AR/ SR | 1)6)7) |
| Mode Register Set | L | L | L | L | Op-Code | MRS | 1)2) |

- 1) CKE is HIGH for all commands shown except Self Refresh.
- 2) Deselect and NOP are functionally interchangeable.
- 3) BA0-BA1 provide bank address and A0-A12 provide row address.
- 4) BA0, BA1 provide bank address; A0-Ai provide column address (where i = 8 for x16, i = 9 for x8 and 9, 11 for x4); A10 HIGH enables the Auto Precharge feature (nonpersistent), A10 LOW disables the Auto Precharge feature.
- 5) Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto Precharge enabled or for write bursts.
- 6) A10 LOW: BA0, BA1 determine which bank is precharged. A10 HIGH: all banks are precharged and BA0, BA1 are "Don't Care".
- 7) This command is AUTO REFRESH if CKE is HIGH; Self Refresh if CKE is LOW.
- 8) Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 9) BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-code to be written to the selected Mode Register).

Table 6 Truth Table 1b: DM Operation

| Name (Function) | D | OM | DQs | Notes |
|-----------------|---|----|-------|-------|
| Write Enable | L | - | Valid | 1) |
| Write Inhibit | Н | - | Χ | 1) |

1) Used to mask write data; provided coincident with the corresponding data.



3.5 Operations

3.5.1 Bank/Row Activation

Before any Read or Write commands can be issued to a bank within the DDR SDRAM, a row in that bank must be "opened" (activated). This is accomplished via the Active command and addresses A0-A13, BA0 and BA1 (see Figure 7), which decode and select both the bank and the row to be activated. After opening a row (issuing an Active command), a Read or Write command may be issued to that row, subject to the $t_{\rm RCD}$ specification. A subsequent Active command to a different row in the same bank can only be issued after the previous active row has been "closed" (precharged). The minimum time interval between successive Active commands to the same bank is defined by $t_{\rm RC}$. A subsequent Active command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive Active commands to different banks is defined by $t_{\rm RRD}$.




Figure 7 Activating a Specific Row in a Specific Bank




Figure 8 t_{RCD} and t_{RRD} Definition



3.5.2 Reads

Subsequent to programming the mode register with CAS latency, burst type, and burst length, Read bursts are initiated with a Read command, as shown on Figure 9 "Read Command" on Page 25.

The starting column and bank addresses are provided with the Read command and Auto Precharge is either enabled or disabled for that burst access. If Auto Precharge is enabled, the row that is accessed starts precharge at the completion of the burst, provided $t_{\rm RAS}$ has been satisfied. For the generic Read commands used in the following illustrations, Auto Precharge is disabled.

During Read bursts, the valid data-out element from the starting column address is available following the CAS latency after the Read command. Each subsequent data-out element is valid nominally at the next positive or negative clock edge (i.e. at the next crossing of CK and CK). Figure 10 "Read Burst: CAS Latencies (Burst Length = 4)" on Page 26 shows general timing for each supported CAS latency setting. DQS is driven by the DDR SDRAM along with output data. The initial low state on DQS is known as the read preamble; the low state coincident with the last data-out element is known as the read postamble. Upon completion of a burst, assuming no other commands have been initiated, the DQs goes High-Z. Data from any Read burst may be concatenated with or truncated with data from a subsequent Read command. In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst which is being truncated. The new Read command should be issued x cycles after the first Read command, where x equals the number of desired data element pairs (pairs are required by the 2n prefetch architecture). This is shown on Figure 11 "Consecutive Read Bursts: CAS Latencies (Burst Length = 4 or 8)" on Page 27. A Read command can be initiated on any clock cycle following a previous Read command. Nonconsecutive Read data is illustrated on Figure 12 "Non-Consecutive Read Bursts: CAS Latencies (Burst Length = 4)" on Page 28. Full-speed Figure 13 "Random Read Accesses: CAS Latencies (Burst Length = 2, 4 or 8)" on Page 29 within a page (or pages) can be performed as shown on Figure 13.




Figure 9 Read Command






Figure 10 Read Burst: CAS Latencies (Burst Length = 4)






Figure 11 Consecutive Read Bursts: CAS Latencies (Burst Length = 4 or 8)






Figure 12 Non-Consecutive Read Bursts: CAS Latencies (Burst Length = 4)






Figure 13 Random Read Accesses: CAS Latencies (Burst Length = 2, 4 or 8)

Data from any Read burst may be truncated with a Burst Terminate command, as shown on **Figure 14** "**Terminating a Read Burst: CAS Latencies (Burst Length = 8)**" on Page 30. The Burst Terminate latency is equal to the read (CAS) latency, i.e. the Burst Terminate command should be issued x cycles after the Read command, where x equals the number of desired data element pairs.

Data from any Read burst must be completed or truncated before a subsequent Write command can be issued. If truncation is necessary, the Burst Terminate command must be used, as shown on **Figure 15** "**Read to Write: CAS Latencies (Burst Length = 4 or 8)**" on **Page 31**. The example is shown for t_{DQSS} (min). The t_{DQSS} (max) case, not shown here, has a longer bus idle time. t_{DQSS} (min) and t_{DQSS} (max) are defined in the section on Writes. A Read burst may be followed by, or truncated with, a Precharge command to the same bank (provided that Auto

A Read burst may be followed by, or truncated with, a Precharge command to the same bank (provided that Auto Precharge was not activated). The Precharge command should be issued x cycles after the Read command, where x equals the number of desired data element pairs (pairs are required by the 2n prefetch architecture). This is shown on Figure 16 "Read to Precharge: CAS Latencies (Burst Length = 4 or 8)" on Page 32 for Read latencies of 2 and 2.5. Following the Precharge command, a subsequent command to the same bank cannot be



issued until t_{RP} is met. Note that part of the row precharge time is hidden during the access of the last data elements.

In the case of a Read being executed to completion, a Precharge command issued at the optimum time (as described above) provides the same operation that would result from the same Read burst with Auto Precharge enabled. The disadvantage of the Precharge command is that it requires that the command and address busses be available at the appropriate time to issue the command. The advantage of the Precharge command is that it can be used to truncate bursts.




Figure 14 Terminating a Read Burst: CAS Latencies (Burst Length = 8)






Figure 15 Read to Write: CAS Latencies (Burst Length = 4 or 8)






Figure 16 Read to Precharge: CAS Latencies (Burst Length = 4 or 8)



HYB25D256[400/800/160]B[T/C](L) 256-Mbit Double Data Rate SDRAM

Functional Description

3.5.3 Writes

Write bursts are initiated with a Write command, as shown on Figure 17 "Write Command" on Page 34.

The starting column and bank addresses are provided with the Write command, and Auto Precharge is either enabled or disabled for that access. If Auto Precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic Write commands used in the following illustrations, Auto Precharge is disabled.

During Write bursts, the first valid data-in element is registered on the first rising edge of DQS following the write command, and subsequent data elements are registered on successive edges of DQS. The Low state on DQS between the Write command and the first rising edge is known as the write preamble; the Low state on DQS following the last data-in element is known as the write postamble. The time between the Write command and the first corresponding rising edge of DQS (t_{DQSS}) is specified with a relatively wide range (from 75% to 125% of one clock cycle), so most of the Write diagrams that follow are drawn for the two extreme cases (i.e. t_{DQSS} (min) and t_{DQSS} (max)). Figure 18 "Write Burst (Burst Length = 4)" on Page 35 shows the two extremes of t_{DQSS} for a burst of four. Upon completion of a burst, assuming no other commands have been initiated, the DQs and DQS enters High-Z and any additional input data is ignored.

Data for any Write burst may be concatenated with or truncated with a subsequent Write command. In either case, a continuous flow of input data can be maintained. The new Write command can be issued on any positive edge of clock following the previous Write command. The first data element from the new burst is applied after either the last element of a completed burst or the last desired data element of a longer burst which is being truncated. The new Write command should be issued x cycles after the first Write command, where x equals the number of desired data element pairs (pairs are required by the 2n prefetch architecture). Figure 19 "Write to Write (Burst Length = 4)" on Page 36 shows concatenated bursts of 4. An example of non-consecutive Writes is shown on Figure 20 "Write to Write: Max. DQSS, Non-Consecutive (Burst Length = 4)" on Page 37. Full-speed random write accesses within a page or pages can be performed as shown on Figure 21 "Random Write Cycles (Burst Length = 2, 4 or 8)" on Page 38. Data for any Write burst may be followed by a subsequent Read command. To follow a Write without truncating the write burst, t_{WTR} (Write to Read) should be met as shown on Figure 22 "Write to Read: Non-Interrupting (CAS Latency = 2; Burst Length = 4)" on Page 39.

Data for any Write burst may be truncated by a subsequent Read command, as shown in the figures on Figure 23 "Write to Read: Interrupting (CAS Latency = 2; Burst Length = 8)" on Page 40 to Figure 25 "Write to Read: Nominal DQSS, Interrupting (CAS Latency = 2; Burst Length = 8)" on Page 42. Note that only the data-in pairs that are registered prior to the $t_{\rm WTR}$ period are written to the internal array, and any subsequent data-in must be masked with DM, as shown in the diagrams noted previously.

Data for any Write burst may be followed by a subsequent Precharge command. To follow a Write without truncating the write burst, t_{WR} should be met as shown on Figure 26 "Write to Precharge: Non-Interrupting (Burst Length = 4)" on Page 43.

Data for any Write burst may be truncated by a subsequent Precharge command, as shown in the figures on Figure 27 "Write to Precharge: Interrupting (Burst Length = 4 or 8)" on Page 44 to Figure 29 "Write to Precharge: Nominal DQSS (2-bit Write), Interrupting (Burst Length = 4 or 8)" on Page 46. Note that only the data-in pairs that are registered prior to the $t_{\rm WR}$ period are written to the internal array, and any subsequent data in should be masked with DM. Following the Precharge command, a subsequent command to the same bank cannot be issued until $t_{\rm RP}$ is met.

In the case of a Write burst being executed to completion, a Precharge command issued at the optimum time (as described above) provides the same operation that would result from the same burst with Auto Precharge. The disadvantage of the Precharge command is that it requires that the command and address busses be available at the appropriate time to issue the command. The advantage of the Precharge command is that it can be used to truncate bursts.






Figure 17 Write Command






Figure 18 Write Burst (Burst Length = 4)






Figure 19 Write to Write (Burst Length = 4)






Figure 20 Write to Write: Max. DQSS, Non-Consecutive (Burst Length = 4)






Figure 21 Random Write Cycles (Burst Length = 2, 4 or 8)






Figure 22 Write to Read: Non-Interrupting (CAS Latency = 2; Burst Length = 4)

39






Figure 23 Write to Read: Interrupting (CAS Latency = 2; Burst Length = 8)






Figure 24 Write to Read: Minimum DQSS, Odd Number of Data (3-bit Write), Interrupting (CAS Latency = 2; Burst Length = 8)






Figure 25 Write to Read: Nominal DQSS, Interrupting (CAS Latency = 2; Burst Length = 8)






Figure 26 Write to Precharge: Non-Interrupting (Burst Length = 4)






Figure 27 Write to Precharge: Interrupting (Burst Length = 4 or 8)






Figure 28 Write to Precharge: Minimum DQSS, Odd Number of Data (1-bit Write), Interrupting (Burst Length = 4 or 8)

45






Figure 29 Write to Precharge: Nominal DQSS (2-bit Write), Interrupting (Burst Length = 4 or 8)



3.5.4 Precharge

The Precharge command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time ($t_{\rm RP}$) after the Precharge command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any Read or Write commands being issued to that bank.





Figure 30 Precharge Command



3.5.5 Power-Down

Power-down is entered when CKE is registered LOW (no accesses can be in progress). If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CK, $\overline{\text{CK}}$ and CKE. The DLL is still running in Power Down mode, so for maximum power savings, the user has the option of disabling the DLL prior to entering Power-down. In that case, the DLL must be enabled after exiting power-down, and 200 clock cycles must occur before a Read command can be issued. In power-down mode, CKE Low and a stable clock signal must be maintained at the inputs of the DDR SDRAM, and all other input signals are "Don't Care". However, power-down duration is limited by the refresh requirements of the device, so in most applications, the self refresh mode is preferred over the DLL-disabled power-down mode.

The power-down state is synchronously exited when CKE is registered HIGH (along with a Nop or Deselect command). A valid, executable command may be applied one clock cycle later.



48

Figure 31 Power Down



Table 7 Truth Table 2: Clock Enable (CKE)

| Current State | CKE n-1 | CKEn | Command n | Action n | Notes |
|----------------------|-------------------|------------------|-----------------------------------------------------------------------------------------------|----------------------------|-------|
| | Previous Cycle | Current Cycle | | | |
| Self Refresh | L | L | X | Maintain Self-Refresh | _ |
| Self Refresh | L | Н | Deselect or NOP | Exit Self-Refresh | 1) |
| Power Down | L | L | X | Maintain Power-Down | _ |
| Power Down | L | Н | Deselect or NOP | Exit Power-Down | _ |
| All Banks Idle | Н | L | Deselect or NOP | Precharge Power-Down Entry | _ |
| All Banks Idle | Н | L | AUTO REFRESH | Self Refresh Entry | - |
| Bank(s) Active | Н | L | Deselect or NOP | Active Power-Down Entry | _ |
| | Н | Н | See "Truth Table 3: Current State Bank n - Command to Bank n (same bank)" on Page 49 | _ | _ |

Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit (t_{XSNR}) period. A
minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.

- 1. CKEn is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.
- 3. COMMAND n is the command registered at clock edge n, and ACTION n is a result of COMMAND n.
- 4. All states and sequences not shown are illegal or reserved.

Table 8 Truth Table 3: Current State Bank n - Command to Bank n (same bank)

| Current State | CS | RAS | CAS | WE | Command | Action | Notes |
|------------------------|----|-----|-----|----|----------------------|------------------------------------------|--------------------|
| Any | Н | Χ | Χ | Χ | Deselect | NOP. Continue previous operation | 1) to 6) |
| | L | Н | Н | Н | No Operation | NOP. Continue previous operation | 1) to 6) |
| Idle | L | L | Н | Н | Active | Select and activate row | 1) to 6) |
| | L | L | L | Н | AUTO REFRESH | - | 1) to 7) |
| | L | L | L | L | MODE REGISTER SET | - | 1) to 7) |
| Row Active | L | Н | L | Н | Read | Select column and start Read burst | 1) to 6), 10) |
| | L | Н | L | L | Write | Select column and start Write burst | 1) to 6), 10) |
| | L | L | Н | L | Precharge | Deactivate row in bank(s) | 1) to 6), 8) |
| Read (Auto | L | Н | L | Н | Read | Select column and start new Read burst | 1) to 6), 10) |
| Precharge Disabled) | L | L | Н | L | Precharge | Truncate Read burst, start Precharge | 1) to 6), 8) |
| | L | Н | Н | L | BURST TERMINATE | BURST TERMINATE | 1) to 6), 9) |
| Write | L | Н | L | Н | Read | Select column and start Read burst | 1) to 6), 10), 11) |
| (Auto | L | Н | L | L | Write | Select column and start Write burst | 1) to 6), 10) |
| Precharge Disabled) | L | L | Н | L | Precharge | Truncate Write burst, start Precharge | 1) to 6), 8), 11) |

¹⁾ This table applies when CKE n-1 was HIGH and CKE n is HIGH (see Truth Table 2: Clock Enable (CKE) and after t_{XSNR} / t_{XSRD} has been met (if the previous state was self refresh).



HYB25D256[400/800/160]B[T/C](L) 256-Mbit Double Data Rate SDRAM

- 2) This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3) Current state definitions: Idle:The bank has been precharged, and t_{RP} has been met. Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in progress. Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4) The following states must not be interrupted by a command issued to the same bank. Precharging: Starts with registration of a Precharge command and ends when $t_{\rm RP}$ is met. Once $t_{\rm RP}$ is met, the bank is in the idle state. Row Activating: Starts with registration of an Active command and ends when $t_{\rm RCD}$ is met. Once $t_{\rm RCD}$ is met, the bank is in the "row active" state. Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when $t_{\rm RP}$ has been met. Once $t_{\rm RP}$ is met, the bank is in the idle state. Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when $t_{\rm RP}$ has been met. Once $t_{\rm RP}$ is met, the bank is in the idle state. Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state& according to Truth Table 4.
- 5) The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive clock edge during these states. Refreshing: Starts with registration of an Auto Refresh command and ends when $t_{\rm RFC}$ is met. Once $t_{\rm RFC}$ is met, the DDR SDRAM is in the "all banks idle" state. Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when tMRD has been met. Once $t_{\rm MRD}$ is met, the DDR SDRAM is in the "all banks idle" state. Precharging All: Starts with registration of a Precharge All command and ends when $t_{\rm RP}$ is met. Once $t_{\rm RP}$ is met, all banks is in the idle state.
- 6) All states and sequences not shown are illegal or reserved.
- 7) Not bank-specific; requires that all banks are idle.
- 8) May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.
- 9) Not bank-specific; BURST TERMINATE affects the most recent Read burst, regardless of bank.
- 10) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 11) Requires appropriate DM masking.



Table 9 Truth Table 4: Current State Bank n - Command to Bank m (different bank)

| Current State | CS | RAS | CAS | WE | Command | Action | Notes |
|---------------------------|----|-----|-----|----|-----------------------------------------------|-----------------------------------------|-------------------|
| Any | Н | Х | Х | X | Deselect | NOP. Continue previous operation. | 1) to 6) |
| | L | Н | Н | Н | No Operation | NOP. Continue previous operation. | 1) to 6) |
| Idle | X | Х | Х | Х | Any Command Otherwise Allowed to Bank m | _ | 1) to 6) |
| Row Activating, | L | L | Н | Н | Active | Select and activate row | 1) to 6) |
| Active, or Precharging | L | Н | L | Н | Read | Select column and start Read burst | 1) to 7) |
| | L | Н | L | L | Write | Select column and start Write burst | 1) to 7) |
| | L | L | Н | L | Precharge | _ | 1) to 6) |
| Read (Auto | L | L | Н | Н | Active | Select and activate row | 1) to 6) |
| Precharge Disabled) | L | Н | L | Н | Read | Select column and start new Read burst | 1) to 7) |
| | L | L | Н | L | Precharge | _ | 1) to 6) |
| Write (Auto | L | L | Н | Н | Active | Select and activate row | 1) to 6) |
| Precharge Disabled) | L | Н | L | Н | Read | Select column and start Read burst | 1) to 8) |
| | L | Н | L | L | Write | Select column and start new Write burst | 1) to 7) |
| | L | L | Н | L | Precharge | _ | 1) to 6) |
| Read (With Auto | L | L | Н | Н | Active | Select and activate row | 1) to 6) |
| Precharge) | L | Н | L | Н | Read | Select column and start new Read burst | 1) to 7), 10) |
| | L | Н | L | L | Write | Select column and start Write burst | 1) to 7), 9), 10) |
| | L | L | Н | L | Precharge | _ | 1) to 6) |
| Write (With Auto | L | L | Н | Н | Active | Select and activate row | 1) to 6) |
| Precharge) | L | Н | L | Н | Read | Select column and start Read burst | 1) to 7), 9) |
| | L | Н | L | L | Write | Select column and start new Write burst | 1) to 7), 9) |
| | L | L | Н | L | Precharge | _ | 1) to 6) |

¹⁾ This table applies when CKE n-1 was HIGH and CKE n is HIGH (see **Table 7**: Clock Enable (CKE) and after t_{XSNR}/t_{XSRD} has been met (if the previous state was self refresh).

²⁾ This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.



HYB25D256[400/800/160]B[T/C](L) 256-Mbit Double Data Rate SDRAM

Functional Description

3) Current state definitions:

Idle: The bank has been precharged, and t_{RP} has been met.

Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in progress.

Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Read with Auto Precharge Enabled: See ¹⁰⁾.

Write with Auto Precharge Enabled: See 10).

- 4) AUTO REFRESH and Mode Register Set commands may only be issued when all banks are idle.
- 5) A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6) All states and sequences not shown are illegal or reserved.
- 7) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 8) Requires appropriate DM masking.

9) Concurrent Auto Precharge:

This device supports "Concurrent Auto Precharge". When a read with auto precharge or a write with auto precharge is enabled any command may follow to the other banks as long as that command does not interrupt the read or write data transfer and all other limitations apply (e.g. contention between READ data and WRITE data must be avoided). The minimum delay from a read or write command with auto precharge enable, to a command to a different banks is summarized in **Table 10**.

10) A Write command may be applied after the completion of data output.

Table 10 Truth Table 5: Concurrent Auto Precharge

| From Command | To Command (different bank) | Minimum Delay with Concurrent Auto Precharge Support | Unit |
|--------------|-----------------------------|------------------------------------------------------|----------|
| WRITE w/AP | Read or Read w/AP | 1 + (BL/2) + t _{WTR} | t_{CK} |
| | Write to Write w/AP | BL/2 | t_{CK} |
| | Precharge or Activate | 1 | t_{CK} |
| Read w/AP | Read or Read w/AP | BL/2 | t_{CK} |
| | Write or Write w/AP | CL (rounded up) + BL/2 | t_{CK} |
| | Precharge or Activate | 1 | t_{CK} |



3.6 Simplified State Diagram




Figure 32 Simplified State Diagram



4 Electrical Characteristics

4.1 Operating Conditions

Table 11 Absolute Maximum Ratings

| Parameter | Symbol | Values | | | Unit | Note/ Test Condition |
|----------------------------------------------------------|------------------|--------|------|----------------|------|-----------------------------|
| | | min. | typ. | max. | | |
| Voltage on I/O pins relative to $V_{\rm SS}$ | V_{IN},V_{OUT} | -0.5 | _ | V_{DDQ} +0.5 | V | _ |
| Voltage on inputs relative to $V_{\rm SS}$ | V_{IN} | -1 | _ | +3.6 | V | _ |
| Voltage on $V_{\rm DD}$ supply relative to $V_{\rm SS}$ | V_{DD} | -1 | _ | +3.6 | V | - |
| Voltage on $V_{\rm DDQ}$ supply relative to $V_{\rm SS}$ | V_{DDQ} | -1 | _ | +3.6 | V | _ |
| Operating temperature (ambient) | T_{A} | 0 | _ | +70 | °C | - |
| Storage temperature (plastic) | T_{STG} | -55 | _ | +150 | °C | _ |
| Power dissipation (per SDRAM component) | P_{D} | - | 1.5 | _ | W | _ |
| Short circuit output current | I_{OUT} | _ | 50 | _ | mA | _ |

Attention: Permanent damage to the device may occur if "Absolute Maximum Ratings" are exceeded. This is a stress rating only, and functional operation should be restricted to recommended operation conditions. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability and exceeding only one of the values may cause irreversible damage to the integrated circuit.

Table 12 Input and Output Capacitances

| Parameter | Symbol | | Values | S | Unit Note/ | | |
|----------------------------------------------------|-----------|------|--------|------|------------|----------------|--|
| | | Min. | Тур. | Max. | | Test Condition | |
| Input Capacitance: CK, CK | C_{I1} | 1.5 | _ | 2.5 | pF | TSOPII 1) | |
| | | 2.0 | _ | 3.0 | pF | TFBGA 1) | |
| Delta Input Capacitance | C_{dl1} | _ | _ | 0.25 | pF | 1) | |
| Input Capacitance: | C_{12} | 1.5 | _ | 2.5 | pF | TFBGA 1) | |
| All other input-only pins | | 2.0 | _ | 3.0 | pF | TSOPII 1) | |
| Delta Input Capacitance: All other input-only pins | C_{dIO} | _ | _ | 0.5 | pF | 1) | |
| Input/Output Capacitance: DQ, DQS, DM | C_{IO} | 3.5 | _ | 4.5 | pF | TFBGA 1)2) | |
| | | 4.0 | _ | 5.0 | pF | TSOPII 1)2) | |
| Delta Input/Output Capacitance: DQ, DQS, DM | C_{dIO} | _ | _ | 0.5 | pF | 1) | |

¹⁾ These values are guaranteed by design and are tested on a sample base only. $V_{\rm DDQ} = V_{\rm DD} = 2.5 \ \rm V \pm 0.2 \ \rm V, f = 100 \ MHz,$ $T_{\rm A} = 25 \ ^{\circ}\rm C, \ V_{\rm OUT(DC)} = V_{\rm DDQ}/2, \ V_{\rm OUT}$ (Peak to Peak) 0.2 V. Unused pins are tied to ground.

²⁾ DM inputs are grouped with I/O pins reflecting the fact that they are matched in loading to DQ and DQS to facilitate trace matching at the board level.



Table 13 Electrical Characteristics and DC Operating Conditions

| Parameter | Symbol | | Values | | Unit | Note/Test Condition 1) | |
|--------------------------------------------------------|----------------------------|----------------------|------------------------|-------------------------|------|----------------------------------------------------------------------------------------------------|--|
| | | Min. | Тур. | Max. | | | |
| Device Supply Voltage | V_{DD} | 2.3 | 2.5 | 2.7 | V | <i>f</i> _{CK} ≤ 166 MHz | |
| Device Supply Voltage | V_{DD} | 2.5 | 2.6 | 2.7 | V | $f_{\rm CK}$ > 166 MHz ²⁾ | |
| Output Supply Voltage | V_{DDQ} | 2.3 | 2.5 | 2.7 | V | $f_{\rm CK} \le 166$ MHz $^{3)}$ | |
| Output Supply Voltage | V_{DDQ} | 2.5 | 2.6 | 2.7 | V | $f_{\rm CK}$ > 166 MHz $^{2)3)}$ | |
| Supply Voltage, I/O Supply Voltage | $V_{ m SS}$, $V_{ m SSQ}$ | 0 | | 0 | V | _ | |
| Input Reference Voltage | V_{REF} | $0.49 	imes V_{DDQ}$ | $0.5 	imes V_{ m DDQ}$ | $0.51 \times V_{DDQ}$ | V | 4) | |
| I/O Termination Voltage (System) | V_{TT} | V_{REF} – 0.04 | | V _{REF} + 0.04 | V | 5) | |
| Input High (Logic1) Voltage | $V_{IH(DC)}$ | $V_{\sf REF}$ + 0.15 | | $V_{\rm DDQ}$ + 0.3 | V | 8) | |
| Input Low (Logic0) Voltage | | -0.3 | | $V_{\sf REF} - 0.15$ | V | 8) | |
| Input Voltage Level, CK and CK Inputs | $V_{IN(DC)}$ | -0.3 | | $V_{\rm DDQ}$ + 0.3 | V | 8) | |
| Input Differential Voltage, CK and CK Inputs | $V_{ID(DC)}$ | 0.36 | | $V_{\rm DDQ}$ + 0.6 | V | 8)6) | |
| VI-Matching Pull-up Current to Pull-down Current | VI _{Ratio} | 0.71 | | 1.4 | _ | 7) | |
| Input Leakage Current | I_{I} | -2 | | 2 | μΑ | Any input 0 V $\leq V_{\rm IN} \leq V_{\rm DD}$; All other pins not under test = 0 V $^{8)9)}$ | |
| Output Leakage Current | I_{OZ} | - 5 | | 5 | μΑ | DQs are disabled; 0 V $\leq V_{\text{OUT}} \leq V_{\text{DDQ}}$ | |
| Output High Current, Normal Strength Driver | I_{OH} | _ | | -16.2 | mA | V_{OUT} = 1.95 V | |
| Output Low Current, Normal Strength Driver | I_{OL} | 16.2 | | _ | mA | V_{OUT} = 0.35 V | |

¹⁾ $0 \text{ °C} \le T_{\text{A}} \le 70 \text{ °C}$; $V_{\text{DDQ}} = 2.5 \text{ V} \pm 0.2 \text{ V}$, $V_{\text{DD}} = +2.5 \text{ V} \pm 0.2 \text{ V}$ (DDR333); $V_{\text{DDQ}} = 2.6 \text{ V} \pm 0.1 \text{ V}$, $V_{\text{DD}} = +2.6 \text{ V} \pm 0.1 \text{ V}$ (DDR400);

- 2) DDR400 conditions apply for all clock frequencies above 166 MHz
- 3) Under all conditions, $V_{\rm DDQ}$ must be less than or equal to $V_{\rm DD}$.
- 4) Peak to peak AC noise on V_{REF} may not exceed \pm 2% V_{REF} is also expected to track noise variations in V_{DDQ} .
- 5) $V_{\rm TT}$ is not applied directly to the device. $V_{\rm TT}$ is a system supply for signal termination resistors, is expected to be set equal to $V_{\rm REF}$, and must track variations in the DC level of $V_{\rm REF}$.
- 6) $V_{\rm ID}$ is the magnitude of the difference between the input level on CK and the input level on $\overline{\rm CK}$.
- 7) The ratio of the pull-up current to the pull-down current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltage from 0.25 to 1.0 V. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 8) Inputs are not recognized as valid until V_{REF} stabilizes.
- 9) Values are shown per component



4.2 Normal Strength Pull-down and Pull-up Characteristics

- 1. The nominal pulldown V-I curve for DDR SDRAM devices is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve.
- 2. The full variation in driver pulldown current from minimum to maximum process, temperature, and voltage lie within the outer bounding lines of the V-I curve.
- 3. The nominal pullup V-I curve for DDR SDRAM devices is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve.
- 4. The full variation in driver pullup current from minimum to maximum process, temperature, and voltage lie within the outer bounding lines of the V-I curve.
- 5. The full variation in the ratio of the maximum to minimum pullup and pulldown current does not exceed 1.7, for device drain to source voltages from 0.1 to 1.0.
- 6. The full variation in the ratio of the nominal pullup to pulldown current should be unity \pm 10%, for device drain to source voltages from 0.1 to 1.0 V.




Figure 33 Normal Strength Pull-down Characteristics




Figure 34 Normal Strength Pull-up Characteristics

Data Sheet



Table 14 Normal Strength Pull-down and Pull-up Currents

| Voltage (V) | | Pulldown (| Current (m. | A) | | Pullup Current (mA) | | | | | |
|-------------|----------------|-----------------|-------------|-------|----------------|---------------------|-------|--------|--|--|--|
| | Nominal Low | Nominal High | min. | max. | Nominal Low | Nominal High | min. | max. | | | |
| 0.1 | 6.0 | 6.8 | 4.6 | 9.6 | -6.1 | -7.6 | -4.6 | -10.0 | | | |
| 0.2 | 12.2 | 13.5 | 9.2 | 18.2 | -12.2 | -14.5 | -9.2 | -20.0 | | | |
| 0.3 | 18.1 | 20.1 | 13.8 | 26.0 | -18.1 | -21.2 | -13.8 | -29.8 | | | |
| 0.4 | 24.1 | 26.6 | 18.4 | 33.9 | -24.0 | -27.7 | -18.4 | -38.8 | | | |
| 0.5 | 29.8 | 33.0 | 23.0 | 41.8 | -29.8 | -34.1 | -23.0 | -46.8 | | | |
| 0.6 | 34.6 | 39.1 | 27.7 | 49.4 | -34.3 | -40.5 | -27.7 | -54.4 | | | |
| 0.7 | 39.4 | 44.2 | 32.2 | 56.8 | -38.1 | -46.9 | -32.2 | -61.8 | | | |
| 0.8 | 43.7 | 49.8 | 36.8 | 63.2 | -41.1 | -53.1 | -36.0 | -69.5 | | | |
| 0.9 | 47.5 | 55.2 | 39.6 | 69.9 | -43.8 | -59.4 | -38.2 | -77.3 | | | |
| 1.0 | 51.3 | 60.3 | 42.6 | 76.3 | -46.0 | -65.5 | -38.7 | -85.2 | | | |
| 1.1 | 54.1 | 65.2 | 44.8 | 82.5 | -47.8 | -71.6 | -39.0 | -93.0 | | | |
| 1.2 | 56.2 | 69.9 | 46.2 | 88.3 | -49.2 | -77.6 | -39.2 | -100.6 | | | |
| 1.3 | 57.9 | 74.2 | 47.1 | 93.8 | -50.0 | -83.6 | -39.4 | -108.1 | | | |
| 1.4 | 59.3 | 78.4 | 47.4 | 99.1 | -50.5 | -89.7 | -39.6 | -115.5 | | | |
| 1.5 | 60.1 | 82.3 | 47.7 | 103.8 | -50.7 | -95.5 | -39.9 | -123.0 | | | |
| 1.6 | 60.5 | 85.9 | 48.0 | 108.4 | -51.0 | -101.3 | -40.1 | -130.4 | | | |
| 1.7 | 61.0 | 89.1 | 48.4 | 112.1 | -51.1 | -107.1 | -40.2 | -136.7 | | | |
| 1.8 | 61.5 | 92.2 | 48.9 | 115.9 | -51.3 | -112.4 | -40.3 | -144.2 | | | |
| 1.9 | 62.0 | 95.3 | 49.1 | 119.6 | -51.5 | -118.7 | -40.4 | -150.5 | | | |
| 2.0 | 62.5 | 97.2 | 49.4 | 123.3 | -51.6 | -124.0 | -40.5 | -156.9 | | | |
| 2.1 | 62.9 | 99.1 | 49.6 | 126.5 | -51.8 | -129.3 | -40.6 | -163.2 | | | |
| 2.2 | 63.3 | 100.9 | 49.8 | 129.5 | -52.0 | -134.6 | -40.7 | -169.6 | | | |
| 2.3 | 63.8 | 101.9 | 49.9 | 132.4 | -52.2 | -139.9 | -40.8 | -176.0 | | | |
| 2.4 | 64.1 | 102.8 | 50.0 | 135.0 | -52.3 | -145.2 | -40.9 | -181.3 | | | |
| 2.5 | 64.6 | 103.8 | 50.2 | 137.3 | -52.5 | -150.5 | -41.0 | -187.6 | | | |
| 2.6 | 64.8 | 104.6 | 50.4 | 139.2 | -52.7 | -155.3 | -41.1 | -192.9 | | | |
| 2.7 | 65.0 | 105.4 | 50.5 | 140.8 | -52.8 | -160.1 | -41.2 | -198.2 | | | |

Table 15 Pull-down and Pull-up Process Variations and Conditions

| Parameter | Nominal | Minimum | Maximum |
|-----------------------------------|---------|-----------|-----------|
| Operating Temperature | 25 °C | 0 °C | 70 °C |
| $\overline{V_{ m DD}/V_{ m DDQ}}$ | 2.5 V | 2.3 V | 2.7 V |
| Process Corner | typical | slow-slow | fast-fast |



4.3 Weak Strength Pull-down and Pull-up Characteristics

- 1. The weak pulldown V-I curve for DDR SDRAM devices is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve
- 2. The weak pullup V-I curve for DDR SDRAM devices is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve.
- 3. The full variation in driver pullup current from minimum to maximum process, temperature, and voltage lie within the outer bounding lines of the V-I curve.
- 4. The full variation in the ratio of the maximum to minimum pullup and pulldown current does not exceed 1.7, for device drain to source voltages from 0.1 to 1.0.
- 5. The full variation in the ratio of the nominal pullup to pulldown current should be unity \pm 10%, for device drain to source voltages from 0.1 to 1.0V.





Figure 35 Weak Strength Pull-down Characteristics



58

Figure 36 Weak Strength Pull-up Characteristics



Table 16 Weak Strength Driver Pull-down and Pull-up Characteristics

| Voltage (V) | | Pulldown | Current (m | A) | | Pullup C | urrent (mA | () |
|-------------|----------------|-----------------|------------|------|----------------|-----------------|------------|------------|
| | Nominal Low | Nominal High | min. | max. | Nominal Low | Nominal High | min. | max. |
| 0.1 | 3.4 | 3.8 | 2.6 | 5.0 | -3.5 | -4.3 | -2.6 | -5.0 |
| 0.2 | 6.9 | 7.6 | 5.2 | 9.9 | -6.9 | -8.2 | -5.2 | -9.9 |
| 0.3 | 10.3 | 11.4 | 7.8 | 14.6 | -10.3 | -12.0 | -7.8 | -14.6 |
| 0.4 | 13.6 | 15.1 | 10.4 | 19.2 | -13.6 | -15.7 | -10.4 | -19.2 |
| 0.5 | 16.9 | 18.7 | 13.0 | 23.6 | -16.9 | -19.3 | -13.0 | -23.6 |
| 0.6 | 19.6 | 22.1 | 15.7 | 28.0 | -19.4 | -22.9 | -15.7 | -28.0 |
| 0.7 | 22.3 | 25.0 | 18.2 | 32.2 | -21.5 | -26.5 | -18.2 | -32.2 |
| 0.8 | 24.7 | 28.2 | 20.8 | 35.8 | -23.3 | -30.1 | -20.4 | -35.8 |
| 0.9 | 26.9 | 31.3 | 22.4 | 39.5 | -24.8 | -33.6 | -21.6 | -39.5 |
| 1.0 | 29.0 | 34.1 | 24.1 | 43.2 | -26.0 | -37.1 | -21.9 | -43.2 |
| 1.1 | 30.6 | 36.9 | 25.4 | 46.7 | -27.1 | -40.3 | -22.1 | -46.7 |
| 1.2 | 31.8 | 39.5 | 26.2 | 50.0 | -27.8 | -43.1 | -22.2 | -50.0 |
| 1.3 | 32.8 | 42.0 | 26.6 | 53.1 | -28.3 | -45.8 | -22.3 | -53.1 |
| 1.4 | 33.5 | 44.4 | 26.8 | 56.1 | -28.6 | -48.4 | -22.4 | -56.1 |
| 1.5 | 34.0 | 46.6 | 27.0 | 58.7 | -28.7 | -50.7 | -22.6 | -58.7 |
| 1.6 | 34.3 | 48.6 | 27.2 | 61.4 | -28.9 | -52.9 | -22.7 | -61.4 |
| 1.7 | 34.5 | 50.5 | 27.4 | 63.5 | -28.9 | -55.0 | -22.7 | -63.5 |
| 1.8 | 34.8 | 52.2 | 27.7 | 65.6 | -29.0 | -56.8 | -22.8 | -65.6 |
| 1.9 | 35.1 | 53.9 | 27.8 | 67.7 | -29.2 | -58.7 | -22.9 | -67.7 |
| 2.0 | 35.4 | 55.0 | 28.0 | 69.8 | -29.2 | -60.0 | -22.9 | -69.8 |
| 2.1 | 35.6 | 56.1 | 28.1 | 71.6 | -29.3 | -61.2 | -23.0 | -71.6 |
| 2.2 | 35.8 | 57.1 | 28.2 | 73.3 | -29.5 | -62.4 | -23.0 | -73.3 |
| 2.3 | 36.1 | 57.7 | 28.3 | 74.9 | -29.5 | -63.1 | -23.1 | -74.9 |
| 2.4 | 36.3 | 58.2 | 28.3 | 76.4 | -29.6 | -63.8 | -23.2 | -76.4 |
| 2.5 | 36.5 | 58.7 | 28.4 | 77.7 | -29.7 | -64.4 | -23.2 | -77.7 |
| 2.6 | 36.7 | 59.2 | 28.5 | 78.8 | -29.8 | -65.1 | -23.3 | -78.8 |
| 2.7 | 36.8 | 59.6 | 28.6 | 79.7 | -29.9 | -65.8 | -23.3 | -79.7 |
| | | | | | | | | |

Table 17 Evaluation Conditions for I/O Driver Characteristics

| Parameter | Nominal | Minimum | Maximum |
|-----------------------------------|---------|-----------|-----------|
| Operating Temperature | 25 | 70 | 0 |
| $\overline{V_{ m DD}/V_{ m DDQ}}$ | 2.5 | 2.3 | 2.7 |
| Process Corner | typ. | slow-slow | fast-fast |



4.4 AC Characteristics

(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, $I_{\rm DD}$ Specifications and Conditions, and Electrical Characteristics and AC Timing.)

Notes:

- 1. All voltages referenced to $V_{\rm SS}$.
- 2. Tests for AC timing, $I_{\rm DD}$, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Figure 37 represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).
- 4. AC timing and I_{DD} tests may use a V_{IL} to V_{IH} swing of \underline{up} to 1.5 V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK, \overline{CK}), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1 V/ns in the range between $V_{IL(AC)}$ and $V_{IH(AC)}$.
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level).
- 6. For System Characteristics like Setup & Holdtime Derating for Slew Rate, I/O Delta Rise/Fall Derating, DDR SDRAM Slew Rate Standards, Overshoot & Undershoot specification and Clamp V-I characteristics see the latest JEDEC specification for DDR components.




Figure 37 AC Output Load Circuit Diagram / Timing Reference Load



Table 18 AC Operating Conditions¹⁾

| Parameter | Symbol | Val | Unit | Note/ | |
|------------------------------------------------------|--------------|---------------------------------------------------------------|------------------------------------------------------------------|-------|-------------------|
| | | Min. | Max. | | Test Condition |
| Input High (Logic 1) Voltage, DQ, DQS and DM Signals | $V_{IH(AC)}$ | $V_{\sf REF}$ + 0.31 | _ | V | 2)3) |
| Input Low (Logic 0) Voltage, DQ, DQS and DM Signals | $V_{IL(AC)}$ | _ | $V_{\sf REF} - 0.31$ | V | 2)3) |
| Input Differential Voltage, CK and CK Inputs | $V_{ID(AC)}$ | 0.7 | $V_{\rm DDQ}$ + 0.6 | V | 2)3)4) |
| Input Closing Point Voltage, CK and CK Inputs | $V_{IX(AC)}$ | $\begin{array}{c} 0.5 \times V_{\rm DDQ} \\ -0.2 \end{array}$ | $\begin{array}{c} 0.5 \times V_{\rm DDQ} \\ + \ 0.2 \end{array}$ | V | 2)3)5) |

¹⁾ $V_{\rm DDQ}$ = 2.5 V \pm 0.2 V, $V_{\rm DD}$ = +2.5 V \pm 0.2 V (DDR200 - DDR333); $V_{\rm DDQ}$ = 2.6 V \pm 0.1 V, $V_{\rm DD}$ = +2.6 V \pm 0.1 V (DDR400); 0 °C \leq $T_{\rm A}$ \leq 70 °C

- 3) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes.
- 4) $V_{\rm ID}$ is the magnitude of the difference between the input level on CK and the input level on $\overline{\rm CK}$.
- 5) The value of $V_{\rm IX}$ is expected to equal $0.5 \times V_{\rm DDQ}$ of the transmitting device and must track variations in the DC level of the same.

Table 19 AC Timing - Absolute Specifications for DDR333 and DDR400B

| Parameter | Symbol | | -6 | | - 5 | Unit | Note/ Test | |
|--------------------------------------------------|-------------|---------|----------------------------|------|----------------------------|----------|----------------------|--|
| | | DI | DR333 | DD | R400B | | Condition 1) | |
| | | Min. Ma | | Min. | Max. | | | |
| DQ output access time from CK/CK | t_{AC} | -0.7 | +0.7 | -0.5 | +0.5 | ns | 2)3)4)5) | |
| DQS output access time from CK/CK | t_{DQSCK} | -0.6 | +0.6 | -0.6 | +0.6 | ns | 2)3)4)5) | |
| CK high-level width | t_{CH} | 0.45 | 0.55 | 0.45 | 0.55 | t_{CK} | 2)3)4)5) | |
| CK low-level width | t_{CL} | 0.45 | 0.55 | 0.45 | 0.55 | t_{CK} | 2)3)4)5) | |
| Clock Half Period | t_{HP} | min. | $(t_{\rm CL}, t_{\rm CH})$ | min. | $(t_{\rm CL}, t_{\rm CH})$ | ns | 2)3)4)5) | |
| Clock cycle time | t_{CK} | _ | _ | 5 | 8 | ns | CL = 3.0 2)3)4)5) | |
| | | 7.5 | 12 | 6 | 12 | ns | CL = 2.5 2)3)4)5) | |
| | | 7.5 | 12 | 7.5 | 12 | ns | CL = 2.0 2)3)4)5) | |
| DQ and DM input hold time | t_{DH} | 0.45 | _ | 0.4 | _ | ns | 2)3)4)5) | |
| DQ and DM input setup time | t_{DS} | 0.45 | _ | 0.4 | _ | ns | 2)3)4)5) | |
| Control and Addr. input pulse width (each input) | t_{IPW} | 2.2 | _ | 2.2 | _ | ns | 2)3)4)5)6) | |
| DQ and DM input pulse width (each input) | t_{DIPW} | 1.75 | _ | 1.75 | _ | ns | 2)3)4)5)6) | |
| Data-out high-impedance time from CK/CK | t_{HZ} | -0.7 | +0.7 | -0.7 | +0.7 | ns | 2)3)4)5)7) | |
| Data-out low-impedance time from CK/CK | t_{LZ} | -0.7 | +0.7 | -0.7 | +0.7 | ns | 2)3)4)5)7) | |
| Write command to 1st DQS latching transition | t_{DQSS} | 0.75 | 1.25 | 0.75 | 1.25 | t_{CK} | 2)3)4)5) | |

²⁾ Input slew rate = 1 V/ns.



Table 19 AC Timing - Absolute Specifications for DDR333 and DDR400B

| Parameter | Symbol | | -6 | | - 5 | Unit | Note/ Test Condition 1) | |
|----------------------------------------------------|--------------|--------------------|---------------------|--------------------|---------------------|-----------------|----------------------------------|--|
| | | DI | DR333 | DD | R400B | | | |
| | | Min. | Max. | Min. | Max. | | | |
| DQS-DQ skew (DQS and associated DQ signals) | t_{DQSQ} | _ | +0.45 | | +0.40 | ns | TSOPII 2)3)4)5) | |
| Data hold skew factor | t_{QHS} | _ | +0.55 | _ | +0.50 | ns | TSOPII 2)3)4)5) | |
| DQ/DQS output hold time | t_{QH} | t_{HP} $-t_{Q}$ | HS | t_{HP} $-t_{Q}$ | HS | ns | 2)3)4)5) | |
| DQS input low (high) pulse width (write cycle) | $t_{DQSL,H}$ | 0.35 | _ | 0.35 | _ | t_{CK} | 2)3)4)5) | |
| DQS falling edge to CK setup time (write cycle) | t_{DSS} | 0.2 | _ | 0.2 | _ | t _{CK} | 2)3)4)5) | |
| DQS falling edge hold time from CK (write cycle) | t_{DSH} | 0.2 | _ | 0.2 | _ | t_{CK} | 2)3)4)5) | |
| Mode register set command cycle time | t_{MRD} | 2 | _ | 2 | _ | t_{CK} | 2)3)4)5) | |
| Write preamble setup time | t_{WPRES} | 0 | _ | 0 | _ | ns | 2)3)4)5)8) | |
| Write postamble | t_{WPST} | 0.40 | 0.60 | 0.40 | 0.60 | t_{CK} | 2)3)4)5)9) | |
| Write preamble | t_{WPRE} | 0.25 | _ | 0.25 | _ | t_{CK} | 2)3)4)5) | |
| Address and control input setup time | t_{IS} | 0.75 | _ | 0.6 | _ | ns | fast slew rate 3)4)5)6)10) | |
| | | 8.0 | _ | 0.7 | _ | ns | slow slew rate 3)4)5)6)10) | |
| Address and control input hold time | t_{IH} | 0.75 | _ | 0.6 | _ | ns | fast slew rate 3)4)5)6)10) | |
| | | 0.8 | _ | 0.7 | | ns | slow slew rate 3)4)5)6)10) | |
| Read preamble | t_{RPRE} | 0.9 | 1.1 | 0.9 | 1.1 | t_{CK} | 2)3)4)5) | |
| Read postamble | t_{RPST} | 0.40 | 0.60 | 0.40 | 0.60 | t_{CK} | 2)3)4)5) | |
| Active to Precharge command | t_{RAS} | 42 | 70E+3 | 40 | 70E+3 | ns | 2)3)4)5) | |
| Active to Active/Auto-refresh command period | t_{RC} | 60 | _ | 55 | _ | ns | 2)3)4)5) | |
| Auto-refresh to Active/Auto-refresh command period | t_{RFC} | 72 | _ | 70 | _ | ns | 2)3)4)5) | |
| Active to Read or Write delay | t_{RCD} | 18 | _ | 15 | _ | ns | 2)3)4)5) | |
| Precharge command period | t_{RP} | 18 | _ | 15 | _ | ns | 2)3)4)5) | |
| Active to Autoprecharge delay | t_{RAP} | t _{RCD} - | t _{RASmin} | t _{RCD} - | t _{RASmin} | ns | 2)3)4)5) | |
| Active bank A to Active bank B command | t_{RRD} | 12 | _ | 10 | _ | ns | 2)3)4)5) | |
| Write recovery time | t_{WR} | 15 | _ | 15 | _ | ns | 2)3)4)5) | |
| Auto precharge write recovery + precharge time | t_{DAL} | | | | | t _{CK} | 2)3)4)5)11) | |
| Internal write to read command delay | t_{WTR} | 1 | _ | 1 | 1_ | t_{CK} | 2)3)4)5) | |
| Exit self-refresh to non-read command | t_{XSNR} | 75 | _ | 75 | _ | ns | 2)3)4)5) | |



Table 19 AC Timing - Absolute Specifications for DDR333 and DDR400B

| Parameter | Symbol | | – 6 | | -5 | Unit | Note/ Test | |
|-----------------------------------|------------|--------|------------|---------|-----------|----------|--------------|--|
| | | DDR333 | | DDR400B | | | Condition 1) | |
| | | Min. | Max. | Min. | Max. | | | |
| Exit self-refresh to read command | t_{XSRD} | 200 | _ | 200 | _ | t_{CK} | 2)3)4)5) | |
| Average Periodic Refresh Interval | t_{REFI} | _ | 7.8 | _ | 7.8 | μS | 2)3)4)5)12) | |

- 1) 0 °C \leq $T_{\rm A}$ \leq 70 °C; $V_{\rm DDQ}$ = 2.5 V \pm 0.2 V, $V_{\rm DD}$ = +2.5 V \pm 0.2 V (DDR333); $V_{\rm DDQ}$ = 2.6 V \pm 0.1 V, $V_{\rm DD}$ = +2.6 V \pm 0.1 V (DDR400)
- 2) Input slew rate ≥ 1 V/ns for DDR400, DDR333
- 3) The CK/ $\overline{\text{CK}}$ input reference level (for timing reference to CK/ $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross: the input reference level for signals other than CK/ $\overline{\text{CK}}$, is V_{RFF} . CK/ $\overline{\text{CK}}$ slew rate are \geq 1.0 V/ns.
- 4) Inputs are not recognized as valid until V_{REF} stabilizes.
- 5) The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (note 3) is V_{TT} .
- 6) These parameters guarantee device timing, but they are not necessarily tested on each device.
- 7) t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 8) The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on t_{DQSS}.
- 9) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 10) Fast slew rate \geq 1.0 V/ns , slow slew rate \geq 0.5 V/ns and < 1 V/ns for command/address and CK & $\overline{\text{CK}}$ slew rate > 1.0 V/ns, measured between $V_{\text{IH(ac)}}$ and $V_{\text{IL(ac)}}$.
- 11) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} is equal to the actual system clock cycle time.
- 12) A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.

Table 20 AC Timing - Absolute Specifications DDR266A, DDR266 and DDR200

| Parameter | Symbol | -7 DDR266A | | -7F DDR266 | | | -8 | Unit | Note/ Test Condition 1) | |
|-----------------------------------|--------------------|---------------|-------------------------|---------------|---------------------------|--------|----------------------------|----------|----------------------------|--|
| | | | | | | DD | R200 | | | |
| | | Min. | Max. | Min. | Max. | Min. | Max. | | | |
| DQ output access time from CK/CK | t _{AC} | -0.75 | +0.75 | -0.75 | +0.75 | -0.8 | +0.8 | ns | 2)3)4)5) | |
| DQS output access time from CK/CK | t_{DQSCK} | -0.75 | +0.75 | -0.75 | +0.75 | -0.8 | +0.8 | ns | 2)3)4)5) | |
| CK high-level width | t_{CH} | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | t_{CK} | 2)3)4)5) | |
| CK low-level width | t_{CL} | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | t_{CK} | 2)3)4)5) | |
| Clock Half Period | t_{HP} | min. (t | $_{\rm CL},t_{\rm CH})$ | min. (1 | $t_{\rm CL}, t_{\rm CH})$ | min. (| $(t_{\rm CL}, t_{\rm CH})$ | ns | 2)3)4)5) | |
| Clock cycle time | t _{CK2.5} | 7.5 | 12 | 7.5 | 12 | 10 | 12 | ns | $CL = 2.5^{2(3)4(5)}$ | |
| | t _{CK2} | 7.5 | 12 | 7.5 | 12 | 10 | 12 | ns | $CL = 2.0^{2(3)4(5)}$ | |
| DQ and DM input hold time | t_{DH} | 0.5 | _ | 0.5 | _ | 0.6 | _ | ns | 2)3)4)5) | |
| DQ and DM input setup time | t_{DS} | 0.5 | _ | 0.5 | _ | 0.6 | _ | ns | 2)3)4)5) | |



Table 20 AC Timing - Absolute Specifications DDR266A, DDR266 and DDR200

| Parameter | Symbol | | -7 | | 7F | | -8 | Unit | Note/ | |
|----------------------------------------------------------|-----------------|------------------|------------|--------------------|------------|--------------------|------------|----------|----------------------------|--|
| | | DDR266A | | DDI | R266 | DD | R200 | | Test Condition 1 | |
| | | Min. | Max. | Min. | Max. | Min. | Max. | | | |
| Control and Addr. input pulse width (each input) | t_{IPW} | 2.2 | _ | 2.2 | _ | 2.5 | _ | ns | 2)3)4)5)6) | |
| DQ and DM input pulse width (each input) | t_{DIPW} | 1.75 | _ | 1.75 | _ | 2 | _ | ns | 2)3)4)5)6) | |
| Data-out high-impedance time from CK/CK | t_{HZ} | -0.75 | +0.75 | -0.75 | +0.75 | _ | +0.8 | ns | 2)3)4)5)7) | |
| Data-out low-impedance time from CK/CK | t_{LZ} | -0.75 | +0.75 | -0.75 | +0.75 | -0.8 | +0.8 | ns | 2)3)4)5)7) | |
| Write command to 1 st DQS latching transition | t_{DQSS} | 0.75 | 1.25 | 0.75 | 1.25 | 0.75 | 1.25 | t_{CK} | 2)3)4)5) | |
| DQS-DQ skew (DQS and | t_{DQSQ} | _ | +0.5 | _ | +0.5 | _ | +0.6 | ns | FBGA ²⁾³⁾⁴⁾⁵⁾ | |
| associated DQ signals) | | _ | +0.5 | _ | +0.5 | _ | +0.6 | ns | TSOP ²⁾³⁾⁴⁾⁵⁾ | |
| Data hold skew factor | t_{QHS} | _ | +0.75 | _ | +0.75 | _ | +1.0 | ns | FBGA ²⁾³⁾⁴⁾⁵⁾ | |
| | | _ | +0.75 | _ | +0.75 | _ | +1.0 | ns | TSOP ²⁾³⁾⁴⁾⁵⁾ | |
| DQ/DQS output hold time | t_{QH} | $t_{HP} - t_{O}$ | QHS | t_{HP} $-t_{QI}$ | HS | t_{HP} $-t_{QI}$ | HS | ns | 2)3)4)5) | |
| DQS input low (high) pulse width (write cycle) | $t_{DQSL,H}$ | 0.35 | _ | 0.35 | _ | 0.35 | _ | t_{CK} | 2)3)4)5) | |
| DQS falling edge to CK setup time (write cycle) | t_{DSS} | 0.2 | _ | 0.2 | | 0.2 | _ | t_{CK} | 2)3)4)5) | |
| DQS falling edge hold time from CK (write cycle) | t_{DSH} | 0.2 | _ | 0.2 | _ | 0.2 | _ | t_{CK} | 2)3)4)5) | |
| Mode register set command cycle time | t_{MRD} | 2 | _ | 2 | _ | 2 | _ | t_{CK} | 2)3)4)5) | |
| Write preamble setup time | t_{WPRES} | 0 | _ | 0 | _ | 0 | _ | ns | 2)3)4)5)8) | |
| Write postamble | t_{WPST} | 0.40 | 0.60 | 0.40 | 0.60 | 0.40 | 0.60 | t_{CK} | 2)3)4)5)9) | |
| Write preamble | t_{WPRE} | 0.25 | _ | 0.25 | _ | 0.25 | _ | t_{CK} | 2)3)4)5) | |
| Address and control input setup time | t_{IS} | 0.9 | _ | 0.9 | _ | 1.1 | _ | ns | fast slew rate 3)4)5)6)10) | |
| | | 1.0 | _ | 1.0 | _ | 1.1 | _ | ns | slow slew rate 3)4)5)6)10) | |
| Address and control input hold time | t _{IH} | 0.9 | _ | 0.9 | _ | 1.1 | _ | ns | fast slew rate 3)4)5)6)10) | |
| | | 1.0 | _ | 1.0 | _ | 1.1 | _ | ns | slow slew rate 3)4)5)6)10) | |
| Read preamble | t_{RPRE} | 0.9 | 1.1 | 0.9 | 1.1 | 0.9 | 1.1 | t_{CK} | 2)3)4)5) | |
| Read postamble | t_{RPST} | 0.40 | 0.60 | 0.40 | 0.60 | 0.40 | 0.60 | t_{CK} | 2)3)4)5) | |
| Active to Precharge command | t_{RAS} | 45 | 120E +3 | 45 | 120E +3 | 50 | 120E+ 3 | ns | 2)3)4)5) | |
| Active to Active/Auto- refresh command period | t_{RC} | 65 | _ | 65 | _ | 70 | _ | ns | 2)3)4)5) | |
| Auto-refresh to Active/Auto-refresh command period | t_{RFC} | 75 | _ | 75 | _ | 80 | _ | ns | 2)3)4)5) | |



Table 20 AC Timing - Absolute Specifications DDR266A, DDR266 and DDR200

| Parameter | Symbol | - | -7 | _ | 7F | | -8 | Unit | Note/ | |
|------------------------------------------------|-------------------|-----------------------------------------------------|------|-----------------------------------------|------|-----------------------------------------|-------------|-----------------|-------------------|--|
| | | DDR266A | | DDR266 | | DDR200 | | | Test Condition 1) | |
| | | Min. | Max. | Min. | Max. | Min. | Max. | | | |
| Active to Read or Write delay | t_{RCD} | 20 | _ | 20 | _ | 20 | _ | ns | 2)3)4)5) | |
| Precharge command period | t_{RP} | 20 | _ | 20 | _ | 20 | _ | ns | 2)3)4)5) | |
| Active to Autoprecharge delay | t_{RAP} | t _{RCD} or t _{RASmin} | | t _{RCD} or t _{RASmin} | | t _{RCD} or t _{RASmin} | | ns | 2)3)4)5) | |
| Active bank A to Active bank B command | t_{RRD} | 15 | _ | 15 | _ | 15 | _ | ns | 2)3)4)5) | |
| Write recovery time | t_{WR} | 15 | _ | 15 | _ | 15 | _ | ns | 2)3)4)5) | |
| Auto precharge write recovery + precharge time | t_{DAL} | $(t_{\rm WR}/t_{\rm CK}) + (t_{\rm RP}/t_{\rm CK})$ | | | • | t_{CK} | 2)3)4)5)11) | | | |
| Internal write to read command delay | t_{WTR} | 1 | _ | 1 | _ | 1 | _ | t_{CK} | 2)3)4)5) | |
| Exit self-refresh to non- read command | t _{XSNR} | 75 | _ | 75 | _ | 80 | _ | ns | 2)3)4)5) | |
| Exit self-refresh to read command | t_{XSRD} | 200 | _ | 200 | _ | 200 | _ | t _{CK} | 2)3)4)5) | |
| Average Periodic Refresh Interval | t_{REFI} | _ | 7.8 | _ | 7.8 | _ | 7.8 | μS | 2)3)4)5)12) | |

- 1) 0 °C \leq $T_{\rm A}$ \leq 70 °C; $V_{\rm DDQ}$ = 2.5 V \pm 0.2 V, $V_{\rm DD}$ = +2.5 V \pm 0.2 V
- 2) Input slew rate ≥ 1 V/ns for DDR266, DDR266A
- 3) The CK/ $\overline{\text{CK}}$ input reference level (for timing reference to CK/ $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross: the input reference level for signals other than CK/ $\overline{\text{CK}}$, is V_{REF} . CK/ $\overline{\text{CK}}$ slew rate are \geq 1.0 V/ns.
- 4) Inputs are not recognized as valid until V_{REF} stabilizes.
- 5) The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (note 3) is V_{TT} .
- 6) These parameters guarantee device timing, but they are not necessarily tested on each device.
- 7) t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 8) The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on t_{DQSS}.
- 9) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 10) Fast slew rate \geq 1.0 V/ns , slow slew rate \geq 0.5 V/ns and < 1 V/ns for command/address and CK & $\overline{\text{CK}}$ slew rate > 1.0 V/ns, measured between $V_{\text{IH(ac)}}$ and $V_{\text{IL(ac)}}$.
- 11) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} is equal to the actual system clock cycle time.
- 12) A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.



HYB25D256[400/800/160]B[T/C](L) 256-Mbit Double Data Rate SDRAM

Electrical Characteristics

Table 21 I_{DD} Conditions

| Parameter | Symbol |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|
| Operating Current: one bank; active/ precharge; $t_{\rm RC} = t_{\rm RCMIN}$; $t_{\rm CK} = t_{\rm CKMIN}$; DQ, DM, and DQS inputs changing once per clock cycle; address and control inputs changing once every two clock cycles. | I_{DDO} |
| Operating Current: one bank; active/read/precharge; Burst = 4; Refer to the following page for detailed test conditions. | I_{DD1} |
| Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE $\leq V_{\text{ILMAX}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$ | I_{DD2P} |
| Precharge Floating Standby Current: $\overline{\text{CS}} \geq V_{\text{IHMIN}}$, all banks idle; CKE $\geq V_{\text{IHMIN}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$, address and other control inputs changing once per clock cycle, $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM. | I_{DD2F} |
| Precharge Quiet Standby Current: $\overline{\text{CS}} \geq V_{\text{IHMIN}}$, all banks idle; $\text{CKE} \geq V_{\text{IHMIN}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$, address and other control inputs stable at $\geq V_{\text{IHMIN}}$ or $\leq V_{\text{ILMAX}}$; $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM. | I_{DD2Q} |
| Active Power-Down Standby Current: one bank active; power-down mode; $CKE \le V_{ILMAX}$; $t_{CK} = t_{CKMIN}$; $V_{IN} = V_{REF}$ for DQ, DQS and DM. | I_{DD3P} |
| Active Standby Current: one bank active; $\overline{\text{CS}} \geq V_{\text{IHMIN}}$; $\text{CKE} \geq V_{\text{IHMIN}}$; $t_{\text{RC}} = t_{\text{RASMAX}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$; DQ , DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle. | I_{DD3N} |
| Operating Current: one bank active; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; $CL = 2$ for DDR200 and DDR266A, $CL = 3$ for DDR333; $t_{CK} = t_{CKMIN}$; $I_{OUT} = 0$ mA | I_{DD4R} |
| Operating Current: one bank active; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; $CL = 2$ for DDR200 and DDR266A, $CL = 3$ for DDR333; $t_{CK} = t_{CKMIN}$ | I_{DD4W} |
| Auto-Refresh Current: $t_{RC} = t_{RFCMIN}$, burst refresh | I_{DD5} |
| Self-Refresh Current: CKE \leq 0.2 V; external clock on; $t_{CK} = t_{CKMIN}$ | I_{DD6} |
| Operating Current: four bank; four bank interleaving with BL = 4; Refer to the following page for detailed test conditions. | I_{DD7} |



Table 22 $I_{\rm DD}$ Specifications

| Symbol | DDR200 -8 | | DDR266A -7 | | DDR266 -7F | | | DDR333 -6 | | DDR400B -5 | | Note/Test Condition ¹⁾ |
|------------|--------------|------|---------------|------|---------------|------|------|--------------|------|---------------|----|--------------------------------------|
| | typ. | max. | typ. | max. | typ. | max. | typ. | max. | typ. | max. | | |
| I_{DD0} | 70 | 90 | 75 | 100 | 83 | 110 | 85 | 110 | 70 | 90 | mA | x4/x8 ³⁾ |
| | 72 | 95 | 77 | 105 | 86 | 115 | 88 | 115 | 75 | 90 | mA | x16 ³⁾ |
| I_{DD1} | 80 | 100 | 90 | 110 | 98 | 120 | 100 | 120 | 80 | 100 | mA | x4/x8 ³⁾ |
| | 83 | 105 | 94 | 115 | 102 | 125 | 104 | 125 | 95 | 110 | mA | x16 ³⁾ |
| I_{DD2P} | 5 | 7 | 6 | 8 | 6 | 8 | 6 | 9 | 4 | 5 | mA | 3) |
| I_{DD2F} | 30 | 35 | 35 | 40 | 35 | 40 | 45 | 55 | 30 | 36 | mA | 3) |
| I_{DD2Q} | 18 | 22 | 20 | 25 | 20 | 25 | 25 | 28 | 20 | 28 | mA | 3) |
| I_{DD3P} | 13 | 16 | 15 | 18 | 15 | 18 | 18 | 21 | 13 | 18 | mA | 3) |
| I_{DD3N} | 40 | 45 | 50 | 55 | 50 | 55 | 60 | 65 | 38 | 45 | mA | 3) |
| | 42 | 50 | 52 | 60 | 52 | 60 | 63 | 70 | 43 | 54 | mA | x16 ³⁾ |
| I_{DD4R} | 79 | 95 | 95 | 115 | 95 | 115 | 110 | 140 | 85 | 100 | mA | x4/x8 ³⁾ |
| | 89 | 110 | 107 | 130 | 107 | 130 | 124 | 160 | 100 | 120 | mA | x16 ³⁾ |
| I_{DD4W} | 85 | 105 | 105 | 125 | 105 | 125 | 125 | 145 | 90 | 105 | mA | x4/x8 ³⁾ |
| | 96 | 120 | 119 | 140 | 119 | 140 | 141 | 165 | 100 | 130 | mA | x16 ³⁾ |
| I_{DD5} | 126 | 170 | 135 | 180 | 135 | 180 | 144 | 190 | 140 | 190 | mA | 3) |
| I_{DD6} | 1.5 | 2.5 | 1.5 | 2.5 | 1.5 | 2.5 | 1.5 | 2.5 | 1.4 | 2.8 | mA | standard power ³⁾⁴⁾ |
| | 1.20 | 1.25 | 1.20 | 1.25 | 1.20 | 1.25 | 1.20 | 1.25 | _ | _ | mA | low power |
| I_{DD7} | 150 | 210 | 171 | 225 | 171 | 225 | 208 | 270 | 210 | 250 | mA | x4/x8 ³⁾ |
| | 158 | 220 | 180 | 235 | 180 | 235 | 218 | 285 | 210 | 250 | mA | x16 ³⁾ |

¹⁾ Test conditions for typical values: $V_{\rm DD}$ = 2.5 V (DDR333), $V_{\rm DD}$ = 2.6 V (DDR400), $T_{\rm A}$ = 25 °C, test conditions for maximum values: $V_{\rm DD}$ = 2.7 V, $T_{\rm A}$ = 10 °C

²⁾ $I_{\rm DD}$ specifications are tested after the device is properly initialized and measured at 100 MHz for DDR200, 133 MHz for DDR266, 166 MHz for DDR333, and 200 MHz for DDR400.

³⁾ Input slew rate = 1 V/ns.

⁴⁾ Enables on-chip refresh and address counters.



4.4.1 I_{DD} Current Measurement Conditions

I_{DD1} : Operating Current: One Bank Operation

- 1. Only one bank is accessed with tRC(min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle. lout = 0 mA.
- 2. Timing patterns
 - a) **DDR200** (100MHz, CL=2) : t_{CK} = 10 ns, CL=2, BL=4, t_{RCD} = 2 × t_{CK} , t_{RAS} = 5 × t_{CK} Setup: A0 N R0 N N P0 N
 - Read: A0 N R0 N N P0 N repeat the same timing with random address changing 50% of data changing at every burst changing at every burst
 - b) **DDR266** (133MHz, CL=2) : t_{CK} = 7.5 ns, CL=2, BL=4, t_{RCD} = 3 × t_{CK} , t_{RC} = 9 × t_{CK} , t_{RAS} = 5 × t_{CK} Setup: A0 N N R0 N P0 N N N
 - Read : A0 N N R0 N P0 N NN repeat the same timing with random address changing 50% of data changing at every burst
 - c) **DDR333** (166MHz, CL=2.5) : tCK = 6 ns, CL=2.5, BL=4, $t_{\text{RCD}} = 3 \times t_{\text{CK}}$, $t_{\text{RC}} = 9 \times t_{\text{CK}}$, $t_{\text{RAS}} = 5 \times t_{\text{CK}}$ Setup: A0 N N R0 N P0 N N N
 - Read: A0 N N R0 N P0 N N N repeat the same timing with random address changing 50% of data changing at every burst
 - d) **DDR400B** (200 MHz, CL = 3): t_{CK} = 5 ns, BL = 4, t_{RCD} = 3 × t_{CK} , t_{RC} = 11 × t_{CK} , t_{RAS} = 8 × t_{CK} Setup: A0 N N R0 N N N P0 N N
 - Read: A0 N N R0 N N N P0 N N -repeat the same timing with random address changing
- 3. Legend: A = Activate, R = Read, W = Write, P = Precharge, N = NOP

I_{DD7} : Operating Current: Four Bank Operation

- 1. Four banks are being interleaved with t_{RCMIN} . Burst Mode, Address and Control inputs on NOP edge are not changing. $I_{\text{OUT}} = 0$ mA.
- 2. Timing patterns
 - a) **DDR200** (100 MHz, CL = 2): t_{CK} = 10 ns, CL = 2, BL = 4, t_{RRD} = 2 × t_{CK} , t_{RCD} = 3 × t_{CK} , Read with autoprecharge
 - Setup: A0 N A1 R0 A2 R1 A3 R2
 - Read: A0 R3 A1 R0 A2 R1 A3 R2 repeat the same timing with random address changing 50% of data changing at every burst
 - b) **DDR266A** (133 MHz, CL = 2): t_{CK} = 7.5 ns, CL = 2, BL = 4, t_{RRD} = 2 × t_{CK} , t_{RCD} = 3 × t_{CK} Setup: A0 N A1 R0 A2 R1 A3 R2 N R3
 - Read: A0 N A1 R0 A2 R1 A3 R2 N R3 repeat the same timing with random address changing 50% of data changing at every burst
 - c) **DDR333** (166 MHz, CL = 2.5): t_{CK} = 6 ns, CL = 2.5, BL = 4, t_{RRD} = 2 × t_{CK} , t_{RCD} = 3 × t_{CK} Setup: A0 N A1 R0 A2 R1 A3 R2 N R3
 - Read: A0 N A1 R0 A2 R1 A3 R2 N R3 repeat the same timing with random address changing 50% of data changing at every burst
 - d) **DDR400B** (200 MHz, CL = 3): t_{CK} = 5 ns, BL = 4, t_{RRD} = 2 × t_{CK} , t_{RCD} = 3 *× t_{CK} , t_{RAS} = 8 × t_{CK} Setup: A0 N A1 RA0 A2 RA1 A3 RA2 N RA3 N
 - Read: A0 N A1 RA0 A2 RA1 A3 RA2 N RA3 N repeat the same timing with random address
- 3. Legend: A = Activate, R = Read, W = Write, P = Precharge, N = NOP



5 Timing Diagrams





Figure 38 Data Input (Write), Timing Burst Length = 4



69

Figure 39 Data Output (Read), Timing Burst Length = 4






Figure 40 Initialize and Mode Register Sets






Figure 41 Power Down Mode






Figure 42 Auto Refresh Mode






Figure 43 Self Refresh Mode






Figure 44 Read without Auto Precharge (Burst Length = 4)

74






Figure 45 Read with Auto Precharge (Burst Length = 4)






Figure 46 Bank Read Access (Burst Length = 4)






Figure 47 Write without Auto Precharge (Burst Length = 4)






Figure 48 Write with Auto Precharge (Burst Length = 4)






Figure 49 Bank Write Access (Burst Length = 4)






Figure 50 Write DM Operation (Burst Length = 4)



Package Outlines

6 Package Outlines




Figure 51 P-TFBGA-60-2 (Plastic Thin Fine-Pitch Ball Grid Array Package)



Package Outlines




Figure 52 P-TSOPII-66-1 (Plastic Thin Small Outline Package Type II)

