
ERICSSON **S**



PBL 3765 Subscriber Line Interface Circuit

Description

The PBL 3765 Subscriber Line Interface Circuit (SLIC) is a bipolar integrated circuit in 75 V technology which replaces the conventional transformer based analog line interface circuit in PABX and other telecommunications equipment with a modern, compact solid state design. Not only is required PCB area reduced, but lesser component weight and height result as well. The PBL 3765 has been optimized for low cost and to require only a minimum of external components.

The PBL 3765 programmable battery feed system can operate with battery supply voltages down to 24 V to reduce line card power dissipation.


The SLIC Incorporates loop current, ground key and ring trip detection functions as well as a ring relay driver.

Two- to four-wire and four- to two-wire voice frequency (vf) signal conversion is accomplished by the SLIC in conjunction with either a conventional CODEC/filter or with a programmable CODEC/filter (e.g. SLAC, SICoFi, Combo II). The programmable CODEC/filter option provides for flexible line card designs with features such as transmit and receive gains, hybrid balance and two-wire impedance adjustable by the system controller. In the conventional CODEC/filter implementation the two-wire impedance is set by a simple external network.

Longitudinal line voltages are suppressed by a feedback loop in the SLIC. Longitudinal balance specifications exceed FCC and EIA requirements.


The PBL 3765 package is 22-pin dual-in-line, 28-pin j-leaded chip carrier or 32-pin leadless chip carrier.

Refer to Ericsson Components AB family of central office SLICs for applications requiring additional functions.



Key Features

- Battery feed characteristics programmable via external resistors; feed characteristics independent of SLIC battery supply variations
- Battery supply voltage as low as 24 V for power efficient line card designs
- · Ring relay driver
- Ground key and loop current/ring trip detectors with individual outputs
- Programmable loop current detector threshold
- Hybrid function with all types of CODEC/filter devices
- Programmable line terminating impedance, complex or real
- · On-hook transmission
- Longitudinal balance specifications in excess of FCC and EIA requirements
- · Low 21 mW on-hook power dissipation
- · Tip-ring open circuit state
- -40°C to +85°C ambient temperature range





Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Temperature, Humidity				
Storage temperature range	T _{Stg}	-60	+150	°C
Operating temperature range	T _{Case}	-40	+110	
Operating Junction temperature range	T,	-40	+140	
Storage humidity, Note 1	RH	5	95	% RH
Power supply, -40°C ≤ T _{Amb} ≤ 85°C				
V _{cc} with respect to AGND	V _{cc}	-0.5	7	
V _{EE} with respect to AGND	V _{EE}	-7	0.5	-v
V _{eat} with respect to BGND	V _{Bat}	-70	0.5	v
Power dissipation	Bdt	 		
Continuous power dissipation at T _{Amb} ≤ 70 °C	P _D		1,5	
Peak power dissipation at $T_{Amb} \le 70$ °C, t < 100 ms, $t_{Reo} > 1$ sec.	P _{op}		4	- w
Ground	OP			**
Voltage between AGND and BGND	V _G	-0.3	0.3	-v
Relay driver				
Ring relay supply voltage	V	0	V .76	
Ring relay current	V _{Ring}		V _{Bat} +75 50	mA
Ring trip comparator	Aing			111/4
Input voltage		· · · · ·	0	
Input current	V _{DT} , V _{DR}	V _{Bat}	5	
Digital Inputs, outputs (C1, C2, E0, DET1, DET2)	OT, LOH			mA
Input voltage				
Output voltage (DET1, DET2 not active)	V _{ID}	0	V _{cc}	V
	V _{op}	0	V _{cc}	V
Output current (DET1, DET2)	l _{oo}		5	mA
TIPX and RINGX terminals, -40°C < T _{Amb} < 85°C				
TIPX or RINGX voltage, continuous (referenced to AGND), Note 2	V _{TA} , V _{RA}	V _{Bat}	2	V
TIPX or RINGX, pulse < 10 ms, t _{Rep} > 10 s, Note 2	V _{TA} , V _{RA}	V _{eat} -20V	5	
TIPX or RINGX, pulse < 1 μs, t _{Rep} > 10 s, Note 2	V _{TA} , V _{RA}	V _{Bat} -40V	10	
TIP or RING, pulse < 250 ns, t _{Rep} > 10 s, Note 3	V _{TA} , V _{RA}	V _{Bat} -70V	15	V
TIPX or RINGX current	DCMet		70	mA
	· · · · · · · · · · · · · · · · · · ·			

Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit
Case temperature	Case	-40	100	°C
V _{cc} with respect to AGND	V _{cc}	4.75	5.25	
V _{EE} with respect to AGND	V _{EE}	-5.25	-4.75	
V _{sat} with respect to BGND	V _{Bat}	-58	-24	

Notes

- 1. Applicable for ceramic package.
- 2. A diode in series with the V_{Bat} input increases the permitted continuous voltage and pulse < 10 ms to -70 V. Pulse <1 μs is increased to the greater of [-70 V] and [V_{Bat} - 40 V].
- 3. $R_{\rm F1}$, $R_{\rm F2}$ \geq 20 Ω is also required. Pulse is supplied to TIP and RING outside $R_{\rm F1}$, $R_{\rm F2}$.

ERICSSON **S**

PBL 3765

T-75-11-17

Electrical Characteristics

-40 °C \leq T_{Amb} \leq 85 °C, V_{CC} = +5 V ±5 %, V_{EE} = -5 V ±5%, V_{Bat} = -58 V to -24 V, AGND = BGND, R_{SQ} = ∞ , (For V_{Bat} -42V to -58V R_{SQ} = 20 k Ω could be used), R_{DC1} = R_{DC2} = 20 k Ω , Z_L = 600 Ω , C_{HP} = 10 nF, C_{DC} = 3.3 μ F unless otherwise specified. All pin number references in the text and figures refer to the 22-pin DIP unless otherwise indicated.

Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Two-wire port						····
Overload level, V _{TRO}	1	$Z_{L} = 600 \Omega$, 1% THD Note 1	3.1			V _{Peak}
Input impedance, Z _{TB}		Note 2				Peak
Longitudinal impedance, Z _{LT} , Z _{LB}		0 < f < 100 Hz		20	35	Ω/wire
Longitudinal current limit, I _{LT} , I _{LB}		active state			20	mA _{Peak} /wire
		stand-by state			5	mA _{Peak} /wire
Longitudinal to metallic balance, B _{LM}		IEEE standard 455-1985			 -	Peak
		0.2 kHz < f < 4.0 kHz				
		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	63	70		dB
		-40°C ≤ T _{Amb} ≤ 85°C	55	70		dB
Metallic to longitudinal balance, B _{ML}		FCC part 68, paragraph 68.310				
		0.2 kHz < f < 1.0 kHz	60	65		dB
		1.0 kHz < f < 4.0 kHz	50	55		dB
Longitudinal to metallic balance, B _{LME}	2	0.2 kHz < f < 4.0 kHz				
		$B_{LME} = 20 \cdot Log \left \frac{E_L}{V_{TB}} \right $				
		$0^{\circ}\text{C} \le \text{T}_{Amb} \le 70^{\circ}\text{C}$	63	70		dB
		-40°C ≤ T _{Amb} ≤ 85°C	55	70		dB
Longitudinal to four-wire balance, B _{LFE}	2	0.2 kHz < f < 4.0 kHz				
		$B_{LFE} = 20 \cdot Log \left \frac{E_L}{V_{TV}} \right $				
		0°C ≤ T _{Amb} ≤ 70°C	63	70		dB
		-40°C ≤ T _{Amb} ≤ 85°C	55	70		dB
Metallic to longitudinal balance, B _{MLE}	3	0.2 kHz < f < 3.4 kHz				
	•	$B_{MLE} = 20 \cdot Log \left \frac{E_{TR}}{V_{L}} \right , E_{RX} = 0$	50	55		dB

Figure 1. Overload level, V_{TRO}, two-wire port


 $\frac{1}{\omega C} << R_{L}, R_{L} = 600 \text{ ohms}$


 $R_{t} = 600 \text{ kohms}, R_{HX} = 300 \text{ kohms}$

Figure 2. Longitudinal to metallic ($B_{\rm LME}$) and Longitudinal to four-wire ($B_{\rm LFE}$) balance

 $\frac{1}{\omega C}$ << R_L, R_L= 600 ohms

 $R_{\rm T} = 600$ kohms, $R_{\rm RX} = 300$ kohms







Parameter	Ref	Conditions	A 67	_ `		
	fig		Min	Тур	Max	Unit
Four-wire to longitudinal balance, B _{FLE}	3	0.2 kHz < f < 4.0 kHz	50	55		dB
		$B_{FLE} = 20 \cdot Log \left \frac{E_{RX}}{V_{I}} \right $				
		E _{TR} source removed				
Two-wire return loss, r		$-r = 20 \cdot \text{Log} \frac{ Z_{TR} + Z_L }{ Z_{TR} - Z_L }$				
		$Z_{TR} \approx Z_L = \text{nom. } 600 \Omega$				
		0.2 kHz < f < 0.5 kHz	25			dB
		0.5 kHz < f < 1.0 kHz	27			dB
		1.0 kHz < f < 3.4 kHz, Note 3	23			dB
ΓΙΡΧ idle voltage, V _{τι}		active, I, = 0		- 4		v
···		stand-by, I = 0		0		V
RINGX idle voltage, V _{RI}		active, I _L = 0, V _{Bat} = -48 V		- 44		V
		stand-by, $I_L = 0$, $V_{Bat} = -48 \text{ V}$		- 48		٧
Four-wire transmit port (VTX)						
Overload level, V _{TXO}	4	Load impedance > 20 kΩ,	3.1			V _{Peak}
		1% THD, Note 4				reak
Output offset voltage, ΔV _{τx}		0°C ≤ T _{Amb} ≤ 70°C	-25	±5	25	mV
		-40°C ≤ T _{Amb} ≤ 85°C	-40	±5	30	mV
Output impedance, z _{TX}		0.2 kHz < f < 3.4 kHz	-	<5	20	Ω
TIPX-RINGX metallic voltage to V _{TX}		0.3 kHz < f < 3.4 kHz				
voltage gain, G _{tx}		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	0.988	1.000	1.012	ratio
		$-40^{\circ}\text{C} \le \text{T}_{\text{Amb}} \le 85^{\circ}\text{C}$	0.980	1.000	1.020	ratio
our-wire receive port (RSN)						
Receive summing node (RSN) dc voltage		I _{RSN} = 0 mA		0		V
Receive summing node (RSN) impedance		0.2 kHz < f < 3.4 kHz		<10	20	Ω
Receive summing node (RSN)		0.3 kHz < f < 3.4 kHz				
current (I _{RSN}) to metallic loop current (I _M)		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	988	1000	1012	ratio
gain, G _{ex}		$-40^{\circ}\text{C} \le \text{T}_{Amb} \le 85^{\circ}\text{C}$	980	1000	1020	ratio
requency response			· · · · · · · · · · · · · · · · · · ·			
Two-wire to four-wire, g ₂₋₄	5	0.3 kHz < f < 3.4 kHz				
		relative to 0 dBm, 1.0 kHz. $E_{RX} = 0 \text{ V}$				
		0°C ≤ T _{Amb} ≤ 70°C	-0.1	±0.03	0.1	dB
		-40°C ≤ T _{Amb} ≤ 85°C	-0.2	±0.03	0.2	dB




Figure 3. Metallic to longitudinal and four-wire to longitudinal balance.

$$\frac{1}{\omega C}$$
 << 150 ohms, $R_{LT} = R_{LR} = 300$ ohms

$$R_T = 600$$
 kohms, $R_{RX} = 300$ kohms




Figure 4. Overload level, $V_{\rm TXO}$ four-wire transmit port

$$\frac{1}{\omega C}$$
 << R_L , $R_L \approx 600$ ohms

$$R_{\rm T}$$
 = 600 kohms, $R_{\rm RX}$ = 300 kohms



T=75-11-17


D-4			/	'- / 5) - / / -
fig	Conditions	Min	Тур	Max	Unit
5	0.3 kHz < f < 3.4 kHz				
	relative to 0 dBm, 1.0 kHz. E _a = 0 V	• '			
		-0.1	±0.03	0.1	dB
	-40°C ≤ T _{Amb} ≤ 85°C	-0.2			dB
5	0.3 kHz < f < 3.4 kHz				
	relative to 0 dBm, 1.0 kHz. E _a = 0 V				
		-0.1	±0.03	0.1	dB
	-40°C ≤ T _{Amb} ≤ 85°C	-0.2	±0.03	0.2	dB
5	0 dBm, 1.0 kHz, Note 5				·
	$G_{2.4} = 20 \cdot \text{Log} \left \frac{V_{TX}}{V_{TR}} \right , E_{RX} = 0$				
	0°C ≤ T _{Amb} ≤ 70°C	-0.1	±0.03	0.1	dB
	$-40^{\circ}\text{C} \le \text{T}_{Amb} \le 85^{\circ}\text{C}$	-0.2	±0.03	0.2	dB
5				-	
	$G_{4.2} = 20 \cdot Log \left \frac{V_{TR}}{E_{RX}} \right , E_G = 0$				
	$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	-0.1	±0.03	0.1	dB
	$-40^{\circ}\text{C} \le \text{T}_{Amb} \le 85^{\circ}\text{C}$	-0.2	±0.03	0.2	dB

5	Ref10 dBm, 1.0 kHz, Note 7				
	+3 dBm to +7 dBm	-0.15	±0.03	0.15	dB
	-40 dBm to +3 dBm	-0.1	±0.03	0.1	dB
	-55 dBm to -40 dBm	-0.2	±0.05	0.2	dB
5	Ref10 dBm, 1.0 kHz, Note 8				
	-40 dBm to +7 dBm	-0.1	±0.03	0.1	dB
	-55 dBm to -40 dBm	-0.2	±0.05	0.2	dB
	C-message weighting		7.5	8.9	dBrnC
	Psophometrical weighting Note 9		-83	-81.6	dBmp
	~~~~				
	0 dBm, 1.0 kHz test signal		-65	-54	dB
	0.3 kHz < f < 3.4 kHz		-65	-54	dB
			<del></del>		-
		48	50	52	٧
		48	50	52	ratio
	5 5 5	fig Conditions  5	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Figure 5. Frequency response, insertion loss, gain tracking.

 $\frac{1}{\omega C}$  << R_L, R_L= 600 ohms

 $R_{t} = 600 \text{ kohms}, R_{ax} = 300 \text{ kohms}$ 





Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Loop current, I,	14	Active state, $C_2$ , $C_1 = 1, 0$ ; $R_{SQ} = 20 \text{ k}\Omega$ , -42.0 V $\leq V_{Bat} \leq$ -58.0 V		· · · ·		
		$R_L = 0 \Omega$	24	28	30	mA
		$R_{i} = 830 \Omega$	23.5	25	30	mA
		$R_i = 1800 \Omega$	17	18.5	30	mA
Stand-by state loop current, I,						
tolerance range		$I_L = \frac{ V_{Bat} - 3 }{R_L + 1800}$ , $T_{Amb} = 25 ^{\circ}\text{C}$ , $R_L \text{ in } \Omega$	0.80 • I _L	Į.	1.20 • I _L	mA
Loop current detector				· <del></del>		
On-threshold, I _{LTHOn}		0°C ≤ T _{Amb} ≤ 70°C, Note 10	403/R _o	465/R _D	520/R _D	mA
Off-threshold, I _{LTHO#}		$R_{D}$ = threshold programming	355/R _p	405/R _o	455/R _o	mA
Hysteresis, ΔI _{LTH}		resistor in kΩ	35/R _D	60/R _D	90/R _p	mA
On-threshold, I _{LTHOn}		-40°C ≤ T _{Amb} ≤ 85°C, Note 10	372/R _D	465/H _o	558/R _o	mA
Off-threshold, I _{LTHOIF}		$R_p = $ threshold programming	325/R _D	405/R _D	485/R _p	mΑ
Hysteresis, ΔI _{LTH}		resistor in k $\Omega$	25/R _D	60/R _D	95/R _o	mA
Ground key detector					-	
$I_{\text{TIPX}}$ and $I_{\text{RINGX}}$ current difference, $\Delta I_{\text{LON}}$		0°C ≤ T _{Amb} ≤ 70°C	9	12	16	mA
to trigger the ground key detector		-40°C ≤ T _{Amb} ≤ 85°C	8	12	17	mA
$I_{TIPX}$ and $I_{RINGX}$ current difference, $\Delta I_{LOFF}$ ,		0°C ≤ T _{Amb} ≤ 70°C	4	7	11	mA
to return the triggered ground key detector to Idle state		-40°C ≤ T _{Amb} ≤ 85°C	3	7	12	mA
Hysteresis, ΔI _{LTH}	-	Δl _{LOn} - Δl _{LOff}				
. ,,,, (Н		0°C ≤ T _{Amb} ≤ 70°C	3	5	8	mA
		-40°C ≤ T _{Amb} ≤ 85°C	0	5	9	mA
Ring trip detector		Amb 300 C			<del></del>	IIIA .
Offset voltage, V _{DTB}		Source resistance, $R_s = 0 \Omega$	-20	0	20	mV
Input blas current, I _B		$l_{\rm B} = (l_{\rm DT} + l_{\rm OR})/2$	-500	-100		nA
Input resistance		'B VDT , 'DR/'		100		
unbalanced			1			МΩ
balanced			3			MΩ
Input common mode range, V _{DT} , V _{DR}			V _{Bat}		-2	V
Ring relay driver						• • • • • • • • • • • • • • • • • • • •
Saturation voltage, V _{oL}		I _{OL} = 50 mA	·	1.0	1.5	V
Off state leakage current, I _{LK}		I _{OL} = 50 mA V _{OH} = 15 V			10	μА
Digital inputs (C1, C2, E0)						
Input low voltage, V _{IL}			0		0.8	V
Input high voltage, V _{IH}			2.0		V _{cc}	V
Input low current, I _{IL}		V _{IL} = 0.4 V				
C1, C2			-200			μΑ
E0			-100			μΑ
Input high current, I _{IH}		V _{IH} = 2.4 V			40	μА
Detector output (DET1, DET2)						
Output low voltage, VoL		$I_{OL} = 2 \text{ mA}$			0.45	V
Output high voltage,V _{OH}		I _{OH} = 100 μA	2.7			V
Internal pull-up resistor			10	15	20	kΩ
Power dissipation (V _{Bat} = -48V)		Open elreuit etete C. C. O. O.		05		
Ρ,		Open circuit state, $C_1$ , $C_2 = 0$ , 0 Stand-by state,		25	35	mW
$P_2$		$C_1$ , $C_2 = 1$ , 1; on-hook		35	45	mW
· · · · · · · · · · · · · · · · · · ·		<del> </del>			• • • • • • • • • • • • • • • • • • • •	···



# T-75-11-17

	Ref			1-13-11-1			
Parameter	fig	Conditions	Min	Тур	Max	Unit	
		Active state, C ₁ , C ₂ = 0, 1					
P ₃		On-hook, $R_L = \infty \Omega$		160	220	mW	
P ₄		Off-hook, $R_L = 0 \Omega$		1.5	1.7	W	
P ₅		Off-hook, $R_L = 300 \Omega$		1.2	1.4	W	
P _e		Off-hook, $R_L = 600 \Omega$		1.0	1.2		
Temperature Guard							
Junction threshold temperature, T _{JG}				150		°C	
Power supply currents (V _{8at} = -48V)							
V _{co} current, I _{co}		Open circuit state, $C_2$ , $C_1 = 0$ , 0		1.3	1.5	mA	
V _{EE} current, I _{EE}		On-hook		0.7	1.0	mA	
V _{Bal} current, I _{Bat}				0.35	0.5	mA	
V _{cc} current, I _{cc}		Stand-by state, C2, C1 = 1, 1		1.6	1.9	mA	
V _{EE} current, I _{EE}		On-hook		0.7	1.0	mA	
V _{Bat} current, I _{Bat}				0.45	0.6	mA	
V _{cc} current, I _{cc}		Active state, $C_2$ , $C_1 = 1$ , 0		4.2	6.0	mA	
V _{EE} current, I _{EE}		On-hook		1.8	2.5	mA	
V _{Bat} current, I _{Bat}				2.7	3.5	mA	
V _{cc} current, I _{cc}		Active state, C ₂ , C ₁ = 1, 0		4.9	6.0	mA	
V _{EE} current, I _{EE}		Off-hook, $R_{\rm L} = 0 \Omega$		2.0	2.5	mA	
V _{Bat} current, I _{Bat}		•		30.5	33.0	mA	
V _{co} current, I _{co}		Active state, $C_2$ , $C_1 = 1, 0$		5.0	6,0	mA	
V _{EE} current, I _{EE}		Off-hook, $R_i = 600 \Omega$		2.0	2.5	mA	
V _{Bat} current, I _{Bat}		· ·		28.2	31.0	mA	
V _{cc} current, I _{cc}		Active state, $C_2$ , $C_1 = 1$ , 0		5.0	6.0	mA	
V _{EE} current, I _{EE}		Off-hook, $R_{L} = 1800 \Omega$		2.0	2.5	mA	
V _{Bat} current, I _{Bat}				21.4	23.0	mA	
Power supply rejection ratios							
V _{cc} to 2- or 4-wire port		Active state	44	50		dB	
V _{EE} to 2- or 4-wire port		C2, C1 = 1, 0	40	45		dB	
V _{Bat} to 2- or 4-wire port		$50 \text{ Hz} < f < 3400 \text{ Hz}, V_n = 100 \text{ mV}_{rms}$	44	50		dB	
V _{Bat} to 2- or 4-wire port		50 Hz $<$ f $<$ 3400 Hz, $V_R = 2 V_{PP}$ Active state C2, C1 = 1, 0	40	50		dB	
<del></del>		<del></del>					

#### Notes

- The overload level is specified at the two-wire port with the signal source at the four-wire receive port.
- The two-wire Impedance is programmable by selection of external component values according to:
  - $Z_{TRX} = Z_{T/}[G_{TX} \cdot G_{RX}]$  where:
  - Z_{TRX} = impedance between the TIPX and RINGX terminals
  - Z_r = programming network between the VTX and RSN terminals
  - G_{rx} = transmit gain, nominally = 1
  - G_{RX} = receive current gain, nominally = -1000 (current defined as positive flowing into the receive summing node, RSN, and when flowing from tip to ring).
- Higher return loss values can be achieved by adding a reactive component to R_T, the two-wire terminating impedance programming resistance, e.g. by dividing R_T into two equal halves and connecting a capacitor from the

- common point to ground. For  $R_\tau=600$  kohms this capacitor would be approximately 30 pF. Increasing  $C_{\text{HP}}$  to 0.033  $\mu\text{F}$  improves low frequency return loss.
- The overload level is specified at the four-wire transmit port, V_{TX}, with the signal source at the two-wire port. Note that the gain from the two-wire port to the four-wire transmit port is G... = 1.
- 5. Fuse resistors  $R_{_F}$  Impact the insertion loss as explained in the text, section Transmission. The specified insertion loss is for  $R_{_F}=0$ .
- The specified insertion loss tolerance does not include errors caused by external components.
- 7. The level is specified at the two-wire port.
- 8. The level is specified at the four-wire receive port and referenced to a 600 ohm impedance level.
- The two-wire idle noise is specified with the port terminated in 600 ohms (R_L) and with the four-wire receive port grounded (E_{RX} = 0; see figure 5).

ERICSSON **S** T-75-//-/7

The four-wire idle noise at  $V_{\rm TX}$  is specified with the two-wire port terminated in 600 ohms (R_L). The noise specification is referenced to a 600 ohm impedance level at  $V_{\rm TX}$ . The four-wire receive port is grounded (E_{RX} = 0).

 The loop current value, at which the loop current detector changes state, is programmable by selecting the value of resistor  $R_D$ .  $R_D$  connects between pins RD (pin 2) and  $V_{\rm EE}$  (pin 20). The programming resistor can be calculated as  $R_D = K_2/I_{\rm LTH}$ , where  $K_2$  is the conversion factor and  $I_{\rm LTH}$  is the loop current threshold. Numerical values for  $K_2$  are given in the table. For further information in the form  $K_2/R_D$ , refer to the section "Loop monitoring functions, Loop current detector."

# **Pin Descriptions**

Refer to figure 6. Note: All pin number references in the text and figures refer to the 22-pin DIP unless otherwise specified.

			Providence in the text and ngares refer to the 22 pin bit unless otherwise specified.
DIP	PLCC	Symbol D	escription ·
1	21	HPT	Tip side of ac/dc separation capacitor $C_{HP}$ . Other end of $C_{HP}$ connects to pin 22, HPR.
2	22	RD	Off-hook detector programming resistor R _p in parallel with filter capacitor C _p connect from RD to V _{FF}
3 4	23 25	DT DR	Inputs to the ring trip comparator. With DR more positive than DT the detector output, DET1 (pin 14), is at logic level low, indicating off-hook condition. The ring trip network connects to these two inputs.
5 6	27 28	TIPX RINGX	The TIPX and RINGX pins connect to the tip and ring leads of the two-wire interface via overvoltage protection components and ring relay (and optional test relay).
7	2	BGND	Battery ground
8	4	V _{cc}	+5V power supply
9	5	RINGRLY	Ring relay driver output. Open collector. Sinks 50 mA to BGND. Must be protected by external inductive kick-back diode.
10	6	$V_{Bat}$	Battery supply voltage, -24V to -58V. Negative with respect to BGND (pin 7).
11	7	RSG	Saturation guard programming resistor, $R_{so}$ , connects from this terminal to $V_{\epsilon\epsilon}$ (pin 20). Refer to section Battery feed for detailed information.
12	8	DET2	Ground key detector output. A logic low at the $\overline{DET2}$ output Indicates a triggered detection condition, i.e. $I_{LOn}$ exceeds the threshold value (tip-ring current difference; refer to table "Electrical specifications"). The $\overline{DET2}$ output is an open collector with an internal pull-up resistor (approximately 15 kohms to $V_{cc}$ (pin 18)). A logic low level at input $E_0$ enables, while a logic high level disables the $\overline{DET2}$ output.
13	9	E0	TTL compatible enable input. Enables the $\overline{DET1}$ (pin 14) and $\overline{DET2}$ (pin 12) outputs when set to logic level low and disables the $\overline{DET1}$ and $\overline{DET2}$ outputs when set to logic level high. Refer to section Enable inputs for detailed information.




Figure 6. Pin configuration, 28-pin j-leaded chip carrier and 22-pin dual-in line package, top view.



T-75-11-17

14	11	DET1	Loop current or ring trip detector output. Inputs C1 (pin 16) and C2 (pin 15) together with enable input E0 (pin 13) select one of the two detectors to be connected to the DET1 output. A logic level low at the enabled DET1 output indicates a triggered detector condition. The DET1 output is open collector with internal pull-up resistor (approximately 15 kohms to V _{cc} (pin 8)).
15 16	12 13	C2 C1	C1 and C2 are TTL compatible inputs controlling the SLIC operating states.  Refer to section Control inputs for details.
17	14	RDC	Dc feed resistance is programmed by two resistors connected in series from this pln to the receive summing node (RSN, pin 19). The resistor junction point is decoupled to AGND to isolate ac signal components.
18	15	AGND	Analog and digital ground. Analog ground is a quiet ground for vf signal processing circuits.
19	16	RSN	Receive summing node. 1 000 times the current (dc and ac) flowing into this pin equals the metallic (transversal) current flowing from RINGX (pin 6) to TIPX (pin 5). Programming networks for feed resistance, two-wire impedance and receive gain connect to the receive summing node.
20	18	$V_{ee}$	-5V power supply.
21	19	V _{TX}	Transmit vf output. The ac voltage difference between TIPX (pin 5) and RINGX (pin 6), the ac metallic voltage, is reproduced as an unbalanced AGND referenced signal at $V_{\tau x}$ with a gain of one. The two-wire impedance programming network connects between $V_{\tau x}$ and RSN (pin 19).
22	20	HPR	Ring side of ac/dc separation capacitor C _{HP} . Other end of CHP capacitor connects to pin 1, HPT.
	3 10 17 24	N/C N/C N/C N/C	Some of the pins marked N/C will be used for heat sinking and may be internally connected to V _{Bat} . Contact the factory for further information before making external connections to these pins.
	26 1	TIPX _{Sense} RINGX _{Sens}	$TIPX_{Sense}$ and $RINGX_{Sense}$ are internally connected to $TIPX$ and $RINGX$ respectively. $TIPX_{Sense}$ and $RINGX_{Sense}$ are used during manufacturing, but require no connections in SLIC applications, i.e. leave open.

# **Functional Description and Applications Information**

# **Transmission**

# General

A simplified ac model of the transmission circuits is shown in figure 7. Circuit analysis yields:

$$V_{TR} = V_{TX} + I_M \cdot 2R_F \qquad (1)$$

$$\frac{V_{TX}}{Z_{T}} + \frac{V_{RX}}{Z_{RX}} = \frac{I_{M}}{1000}$$
 (2)

$$V_{TR} = E_G - I_M \cdot Z_L \tag{3}$$

where:

V_{τx} is a ground referenced unity gain version of the ac metallic voltage between the TIPX and RINGX terminals.

V_{TR} is the ac metallic voltage between tip and ring.

E_g is the line open circuit ac metallic voltage.

I, is the ac metallic current.

R_F is a fuse resistor.

지 is the line impedance.

Z_T determines the SLIC TIPX to RINGX impedance.

Z_{RX} controls four-to two-wire gain.

V_{RX} is the analog ground referenced receive signal.

#### Two-wire impedance

To calculate  $Z_{\text{TR}}$ , the impedance presented to the two-wire line by the SLIC including the fuse resistors  $R_{\text{pr}}$  let:

 $V_{\rm BX} = 0$ . Then from (1) and (2):

$$Z_{TR} = Z_T/1000 + 2R_E$$

Thus with Z_{TR} and R_F known:

$$Z_{T} = 1000 \cdot (Z_{TR} - 2R_{F})$$

### Example:

Calculate  $Z_T$  to make  $Z_{TR}$  = 900 ohms in series with 2.16  $\mu$ F.  $R_F$  = 20 ohms

$$Z_T = 1000 \cdot (900 + \frac{1}{j\omega \cdot 2.16 \cdot 10^{-6}} - 2 \cdot 20$$

which yields:

 $Z_T = 860$  kohms in series with 2.16 nF.

### Two-wire to four-wire gain

From (1) and (2) with  $V_{RX} = 0$ :

$$G_{2\cdot4} = \frac{V_{TX}}{V_{TR}} = \frac{Z_T/1000}{Z_T/1000 + 2R_F}$$

#### Four-wire to two-wire gain

From (1), (2) and (3) with  $E_G = 0$ :

$$G_{4-2} = \frac{V_{TR}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \cdot \frac{Z_L}{Z_T/1000 + 2R_F + Z_L}$$

For applications where  $Z_{\rm T}/1000 + 2R_{\rm F}$  is chosen to be equal to  $Z_{\rm L}$  the expression for  $G_{4.2}$  simplifies to:

$$G_{4-2} = -\frac{Z_T}{Z_{RX}} \cdot \frac{1}{2}$$

### Four-wire to four-wire gain

From (1), (2) and (3) with  $E_G = 0$ :

$$G_{4.4} = \frac{V_{TX}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \cdot \frac{Z_L + 2R_F}{Z_T/1000 + 2R_F + Z_L}$$

#### **Hybrid function**

The PBL 3765 SLIC forms a particularly flexible and compact line interface when used with a SLAC (Subscriber Line Audio Processing Circuit) or other programmable CODEC/ filters. The SLAC allows for system controller adjustment of hybrid balance to accommodate different line impedances without change of hardware. In addition, the SLAC permits transmit and receive gain adjustments in 0.1 dB steps. Please, refer to SLAC or other programmable




Figure 7. Simplified ac transmission circuit.




Figure 8. Hybrid function,




Figure 9. Longitudinal impedance.

# ERICSSON 5

CODEC/filters data sheets for design information.

The hybrid function can also be implemented utilizing the uncommitted amplifier in conventional CODEC/filter combinations. Please, refer to figure 8. Via impedance Z_B a current proportional to V_{RX} is injected into the summing node of the combination CODEC/filter amplifier. As can be seen from the expression for the four-wire to four-wire gain a voltage proportional to  $V_{\rm RX}$  is returned to  $V_{\rm TX}$ . This voltage is converted by  $R_{\rm TX}$  to a current flowing into the same summing node. These currents can be made to cancel by letting:

$$\frac{V_{TX}}{R_{TX}} + \frac{V_{RX}}{Z_{B}} = 0 (E_{G} = 0)$$

The four-wire to four-wire gain,  $G_{4-4}$ , includes the required phase shift and thus the balance network Z_B can be calculated from:

$$\begin{split} Z_{B} &= -R_{TX} \bullet \frac{V_{BX}}{V_{TX}} \\ &= R_{TX} \bullet \frac{Z_{BX}}{Z_{T}} \bullet \frac{Z_{T}/1000 + 2R_{F} + Z_{L}}{Z_{L} + 2R_{F}} \end{split}$$

Example: calculate R_B for the line interface shown in figure 10.

$$R_{\rm B} = 20 \cdot 10^3 \cdot \frac{634 \cdot 10^3}{562 \cdot 10^3} \cdot \frac{562 \cdot 10^3 / 1000 + 2 \cdot 20 + 600}{600 + 2 \cdot 20}$$

= 42.37 kohms, i.e. standard value 42.2 kohms, 1%

#### Longitudinal impedance

A feed back loop counteracts longitudinal voltages at the two-wire port by injecting longitudinal currents in opposing phase. Thus longitudinal disturbances will appear as longitudinal currents and the TIPX and RINGX terminals will experience very small longitudinal voltage excursions, leaving metallic voltages well within the SLIC common mode range. This is accomplished by comparing the instantaneous two-wire longitudinal voltage to an internal longitudinal reference voltage, V_{LBias}. As shown below, the SLIC appears as 20 ohms per wire to longitudinal disturbances. It should be noted that longitudinal currents may exceed the dc loop current without disturbing the vf transmission. Refer to figure 9.

Circuit analysis yeilds:

 $(V_L/2 + V_L/2)/R_{L1} = I_L/1000$ which reduces to  $R_{LT} = R_{LR} = V_L/I_L = 20$ ohms ووفرا ورايرون سيتماء واستعيماهم دراسانات

**PBL 3765** 




Figure 10. Single-channel subscriber line interface with PBL 3765 and combination CODEC/filter.




Figure 11. Battery feed ( $C_2$ ,  $C_1 = 1$ , 0; active state),

where:

 $R_{u} = 20 \text{ kohms}$ 

 $R_{LT}^{-} = R_{LR}^{-} = longitudinal resistance/wire V_{L}^{-} = longitudinal voltage at TIPX, RINGX$ 

= longitudinal current

#### Ac transmission circuit stability

To ensure stability of the feedback loop shown in block diagram form in figure 7 two compensation capacitors C_{TC} and C_{RC} are required. Figure 10 includes these capacitors. Recommended value is 2200 pF.

# Ac - dc separation capacitor, C_{HP}

The high pass filter capacitor connected between terminals 1 and 22 provides the separation between circuits sensing tip-ring dc conditions and circuits processing ac signals. A C_{HP} value of 10 nF will position the low end frequency response 3dB break point at 48 Hz (f_{3dB}) according to  $f_{3dB} = 1/(2 \cdot \pi \cdot R_{HP} \cdot C_{HP})$  where  $R_{HP} \approx 330$  kohms.

### **Battery Feed**


The block diagram in figure 11 shows the PBL 3765 battery feed system for loop




currents,  $I_{DCMet} \le 760/(R_{DC1} + R_{DC2})$  ( $R_{DC1}$ ,  $R_{DC2}$  in kohms yields current in mA). For larger loop currents, the PBL 3765 exhibits a semi-constant current feed with short circuit loop current of 1080/(Rpc1 +

 $R_{DC2}$ ). For a tip to ring dc voltage  $V_{TR}$  less voltage  $V_{SGRep}$  and loop currents less than  $760/(R_{Dc1} + R_{Dc2})$ , the SLIC emulates a resistive feed characteristic with an apparent battery voltage of 50 V. The apparent battery voltage is independent of the actual battery voltage, V_{Bat}, connected to the SLIC.

Figure 12. Overload level,  $V_{\rm TRO}$  , as a function of V_{Margin}.








Figure 13. Power derating.

P = Power P_ TJ-TAMB

 $T_{Amb}$  = Ambient Temperature

Curve A: T, = 110°C, Junction Temperature

⊖_{JA} =50°C/W, Junction-to-ambient Thermal Resistance

Curve B: T_J = 140°C, Junction Temperature

⊖_{JA} =50°C/W, Junction-to-ambient Thermal Resistance

Curve C: T_J = 140°C, Junction Temperature

Θ_{JA} =36.5°C/W, Junction-to-ambient Thermal Resistance (heatsink added to PBL 3765)

Figure 14. Example of PBL 3765 loop feed. Loop current vs loop resistance.

 $R_{DC1} = R_{DC2} = 20 \text{ kohms}$   $R_{SG} = 20 \text{ kohms}$ 

 $V_{Bat}^{SG} = -58V \text{ to } -42V$   $T_{A} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ 

# ERICSSON 5

With the tip to ring dc voltage V_{TE} exceeding V_{saner}, the feed characteristic changes to a nearly-constant voltage feed. This is to prevent the tip and ring drive amplifiers from distorting the ac signal as might have otherwise occurred due to insufficient voltage margin between V_{TR} and V_{Bat} (pin 10). Thus the SLIC automatically adjusts the tip to ring dc voltage V_{TR} to the maximum safe value.

With the SLIC in the stand-by state  $(C_1, C_2 = 1,1)$  a high resistance feed characteristic is enabled.

The following text explains the four battery feed cases in more detail.

### Case 1: SLIC in the active state; $I_L > 760/(R_{DC1} + R_{DC2})$

In the active state  $C_1 = 0$  and  $C_2 = 1$ . Under these operating conditions, the PBL 3765 SLIC exhibits a semi-constant current feed. At short circuit, i.e.  $R_L = 0$ , the loop current;  $I_L = 1080/(R_{DC1} + R_{DC2})$ . For higher loop resistance values, the battery feed is described under cases 2

# Case 2: SLIC in the active state; $V_{TR} < V_{SGRef}, I_L < 760/(R_{DCf} + R_{DCf})$

In the active state  $C_1 = 0$  and  $C_2 = 1$ . In this operating state tip to ring voltages  $V_{\tau_R}$  less than  $V_{sonot}$  cause the block titled saturation guard (figure 1) to be disabled, i.e. its output is equal to zero. For this case circuit analysis yields:

$$V_{TR} = 50 \cdot \frac{R_L}{R_L + R_{DC}/50}$$
 or,

where:

= the loop current

R = the line resistance

 $R_{DC} = (= R_{DC1} + R_{DC2})$  the programming resistance which sets the equivalent feed resistance,  $R_{Feed} = R_{DC}/50$ 

V_{TR} = the tip to ring dc metallic voltage

Note that for simplicity the fuse resistors R_F have not been included.

For tip to ring voltages  $V_{TR}$  less than V_{sgRot} the PBL 3765 thus emulates a resistive battery feed with 50 V apparent battery and a feed resistance, R_{Feed}, equal

to R_{pc}/50.

Capacitor C_{oc} at the R_{pc1} - R_{pc2}
common point removes vf signals from the battery feed control loop.  $C_{\text{oc}}$  is calculated according to:

$$\begin{split} &C_{DC} = T \bullet (\frac{1}{R_{DC1}} + \frac{1}{R_{DC2}}) \text{, where T} = 30\text{ms} \\ &\text{Note that R}_{DC1} = R_{DC2} \text{ yellds minimum} \\ &C_{DC} \text{ value. For this case the feed resis-} \end{split}$$
tance programming resistors can be calculated from  $R_{DC1} = R_{DC2} = R_{Feed} \cdot 50$ , where  $R_{Feed}$  is the desired feed resistance.

#### Case 3: SLIC in the active state: $V_{TR} > V_{SGRef}$

In the active state  $C_1 = 0$  and  $C_2 = 1$ . The saturation guard reference voltage is user programmable according to:

$$V_{SGRef} = 12.5 + \frac{5 \cdot 10^5}{R_{SG}}$$

where:

 $\mathbf{R}_{\!s\mathbf{G}}$ = saturation guard reference programming resistor in ohms.

= saturation guard reference voltage in volts.

Once the dc metallic voltage, VTB, exceeds the saturation guard reference voltage, V_{squer}, the saturation guard becomes active and the following expression describes the battery feed characteristic:

$$V_{TR} = \frac{(15.38 + 4.62 \cdot 10^5/R_{SG}) \cdot R_L}{R_L + (R_{DC1} + R_{DC2})/650}$$

where  $R_{sq}$ ,  $R_{L}$  and  $V_{TR}$  have the same meaning as described above. The reduced apparent battery voltage limits the open circuit dc voltage to:

$$V_{TR} = 15.38 + \frac{4.62 \cdot 10^5}{R_{SG}}$$

The saturation guard ensures the line drive amplifiers of sufficient bias voltage at high R, values or even at open loop by limiting the tip-to-ring dc voltage. Without this function, distortion of the vf signal would result. Of interest for some applications is, that the saturation guard permits on-hook (open loop) transmission. The function of the saturation guard is userprogrammable through  $\mathbf{R}_{\mathrm{sg}}$ , which can be calculated from:

$$H_{SO} \approx \frac{4.62 \cdot 10^{5}}{(|V_{Bal}| \cdot V_{U \times c_{T}}) \cdot |F_{LUAL} + (H_{OCI} + H_{OC2})/650|} - 15.38$$

which for  $R_{LMax} \rightarrow \infty$  simplifies to:

$$R_{SG} = \frac{4.62 \cdot 10^5}{|V_{Bat}| - V_{Margin} - 15.38}$$

where

maximum loop resistance in ohms

# **PBL** 3765 T-75-11-17

tip-to-ring dc voltage at maximum loop resistance in volts

A TOTAL STATE OF THE PROPERTY OF THE PROPERTY

 $V_{\text{Margin}} = |V_{\text{Bat}}| - V_{\text{TRMax}} = 8V \text{ to allow}$  distortion-free transmission of a 3.1V_{Peak} vf signal

Note that at V $_{\rm Bat}$  = -23.4V and V $_{\rm Margin}$  = 8V, R $_{\rm SG}$   $\rightarrow$   $\infty$ , i.e. the R $_{\rm SG}$  terminal can be left open. For higher battery voltages, e.g. -48V, a finite R_{sg} value must be calculated and installed or the tip-to-ring dc voltage would be limited to 15.38V, thus not yielding the expected loop resistance range.

In many applications a less than 3.1V_{Peak} maximum vf signal is satisfactory. In such applications, V_{Margin} may be set to less than 8V in accordance with the diagram shown in figure 12. The maximum tip-to-ring dc voltage will consequently be somewhat greater and a correspondingly longer loop can be accommodated.

# Case 4: SLIC in the stand-by state.

In the stand-by state, C, = 1 and C₂ = 1. With the SLIC operating in the stand-by, power saving state the tip and ring drive amplifiers are disconnected and a high resistance battery feed is engaged. The loop current can be calculated from:

$$I_L \approx \frac{V_{Bat} - 3 \text{ V}}{R_L + 1800 \Omega}$$

where:

= loop current

= loop resistance R.

= battery supply voltage

# PBL 3765 power dissipation

The short circuit SLIC power dissipation is:

$$P_{STot} = I_{LS} \cdot (|V_{Bat}| - I_{LS} \cdot 2R_F) + 0.1W$$
where:

 $I_{LS} = 1080/(R_{DC1} + R_{DC2})$  is the short circuit loop current,  $V_{Bat}$  is the battery voltage connected to the SLIC at pin 10, R, is the fuse resistance.

Consult the power derating diagram, figure 13, to determine maximum allowable safe dissipation at the required maximum ambient temperature. For extreme reliabilty requirements select 110°C maximum junction temperature and for normal requirements 140°C. Should the calculated value for  $P_{\text{STot}}$ exceed the maximum allowable safe dissipation,  $I_{LS}$  or  $V_{Bat}$  must be reduced.

Note that a short circuited loop is not a normal operating condition. The terminating equipment will add some do resistance (200 ohms to 300 ohms) even if the wire resistance is near 0 ohm. Figure 14 shows an example of PBL 3765 loop feed.

#### Temperature guard

A ring to ground short circuit fault condition as well as other improper operating conditions may cause excessive SLIC power dissipation. If junction temperature increases beyond 150°C, the temperature guard will trigger. causing the SLIC to be set to a highimpedance state. In this high-impedance state, power dissipation is reduced and the junction temperature will return to a

safe value. Once below 150°C, the SLIC is returned back to its normal operating mode and will remain in that state. assuming the fault condition has been

# **Loop Monitoring Functions**

The loop current and ring trip detector report their status through the DET1 (pin 14) output, whereas the ground key detector report its status through the DET2 (pin 12) output. Both detector outputs are enabled via input E. (pin 13). Refer to respectively section and Control and Enable inputs for more information about these digital inputs and outputs.

#### Loop current detector

The loop current value, at which the




Figure 15. Loop current and ground key detectors.




Figure 16. Ring trip network.

# ERICSSON **S** T-75-11-1

loop current detector changes state, is programmable by selecting the value of resistor R_p. R_p connects between pins RD (2) and V_{EE} (20). Figure 15 shows a block diagram of the loop current detector. The two-wire interface produces a current flowing out of pin RD (2):

 $I_{RD} = |I_{Tip} - I_{Ring}|/600 = I_{L}/300$ where  $I_{\text{Tip}}$  and  $I_{\text{Ring}}$  are currents flowing into the TIPX and RINGX terminals and  $I_{\text{L}}$  is the loop current. The voltage generated by I_{RD} across the programming resistor R_n is compared to an internal 1.25 V reference via a comparator with hysteresis, shown as positive feedback resistor, Ru in the block diagram. R_H adds an additional voltage component,  $\Delta V_H$ , across  $R_D$ . causing the loop current detector onthreshold to be slightly higher than the offthreshold, i.e. hysteresis. A logic low level results at the DET1 (pin 14) output when the loop current exceeds the on-thres-

 $(I_{LTHOn}/300) \cdot R_D - \Delta V_{HOn} > 1.25V.$ Taking the hysteresis voltage into account, the value for Rp can be calculated for a desired  $I_{LTHOn}$  as  $R_D = 465/I_{LTHOn}$ .  $R_D$  is in kohms for  $I_{LTHOn}$  in mA. A logic high level results at the DET1 output when the loop current is less than the offthreshold:

 $(I_{LTHOff}/300) \cdot R_D + \Delta V_{HOff} (=0) < 1.25V.$ The loop current off-threshold for a known  $R_{\rm D}$  is then  $I_{\rm LTHOff} = 375/R_{\rm D}$ . The loop current detector filter capacitor is calculated according to  $C_D = T_D/R_D$  with time constant T₀ = 0.5 ms. Note that C₀ may not be required if the DET1 output is software filtered.

### Ground key detector

The ground key detector circuit examines the difference in TIPX and RINGX currents. Should the current difference exceed the threshold value,  $\Delta I_{LOn}$ , the detector is triggered. As the current difference decreases, the detector is reset at current threshold  $\Delta I_{LOH}$ ,  $\Delta I_{LOn} > \Delta I_{LOH}$ , i.e. the detector has hysteresis. The triggered detector results in a logic low at the DET2 (pin 12) output, assuming the output has been enabled via  $E_0$ . For  $\Delta I_{LON}$  and  $\Delta I_{LOFF}$  numerical values please refer to table Electrical characteristics.



#### Ring trip detector

Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with inputs DT (pin 3) and DR (pin 4). The ringing source can be balanced or unbalanced superimposed on  $V_{\rm Bat}$ . The unbalanced ringing source may be applied to either the ring lead or the tip lead with return via the other wire. A ring relay driven by the SLIC ring relay driver connects the ringing source to tip and ring.

The ring trip function is based on a polarity change at the comparator input when the line goes off-hook. In the on-hook state no do current flows through the loop and the voltage at comparator input DT is more positive than the voltage at input DR. When the line goes off-hook, while the ring relay is energized, do current flows and the comparator input voltage reverses polarity.

Figure 16 is an example of a ring trip detection network. This network is applicable, when the ring voltage superimposed on V_{Bat} is injected on the ring lead of the two-wire port. The dc voltage across sense resistor  $R_{\rm RT}$  is monitored by the ring trip comparator input DT via the network R₃, R₄ and C_{RT}. Input DR is set to a reference voltage by resistors R, and R₂. With the line on-hook (no do current) DT is more positive than DR and the DET1 output will report logic level high. i.e. the detector is not tripped. When the line goes off-hook, while ringing, a do current will flow through the loop, including the sense resistor, Ray, and will cause input DT to become more negative than input DR. This changes output DET1 to logic level low, i.e. tripped detector condition. The system controller (or line card processor) responds by de-energizing the ring relay, i.e. ring trip.

Complete filtering of the 20 Hz ac component at terminal DT Is not necessary. A toggling DET1 output can be examined by a software routine to determine the duty cycle. When the DET1 output Is at logic level low for more than half the time, off-hook condition is indicated.

### **Relay Driver**

The PBL 3765 SLIC incorporates a ring relay driver designed as open collector (npn) with a current sinking capability of 50 mA. The drive transistor

emitter is connected to BGND. An external inductive kick-back clamp diode must be employed to protect the drive transistor.

### **Control Inputs**

The PBL 3765 SLIC has two TTL compatible control inputs,  $C_1$  and  $C_2$ . A decoder in the SLIC interprets the control input conditions and sets up the commanded operating state.

# Open circuit state $(C_2, C_1 = 0, 0)$

In the Open Circuit State the TIPX and RINGX line drive amplifiers as well as other circuit blocks are powered down. This causes the SLIC to present a high impedance to the line. Power dissipation is at a minimum. No detectors are active.

# Ringing State ( $C_2$ , $C_1 = 0$ , 1)

The ring relay driver and the ring trip detector are activated. The ring trip comparator is connected to the DET1 (pin 14) output. TIPX and RINGX are in the high impedance state and signal transmission is inhibited.

# PBL 3765 7-75-//-/7

Active State  $(C_2, C_1 = 1, 0)$ 

TIPX is the terminal closest to ground and sources loop current while RINGX is the more negative terminal and sinks loop current. Vf signal transmission is normal. Both the loop current and the ground key detectors are activated. The loop current detector is connected to the  $\overline{\rm DET1}$  (pin 14) output and the ground key detector is connected to the  $\overline{\rm DET2}$  (pin 12) output. Input E $_{\rm 0}$  (pin 13) enables the two detector outputs. Refer to section "Enable inputs" for more information.

### Stand-By State ( $C_2$ , $C_1 = 1, 1$ )

In the stand-by state the line drive amplifiers are disconnected. The loop feed is converted to resistive form according to:

$$I_L \approx \frac{|V_{Bat}| - 3 V}{R_L + 1800 \Omega}$$

where

ال = loop current (A)

V_{Bat} = battery supply voltage (V)

R_i = loop resistance (ohm)

State	E0	C1	C2	SLIC operating state	Active detectors	DET 1 Output	DET2 Output
1	0	0	0	Open circuit	No active detector	Logic level high	Logic level high
2	0	0	1	Active	Ground key and loop current detectors	Loop current status	Ground key status
3	0	1	0	Ringing	Ground key and loop current detectors	Ring trip status	Ground key status
4	0	1	1	Stand-by	Ground key and Ring trip detectors	Loop current status	Ground key status
5	1	0	0	Open circuit	<b>一</b>	<del>-</del>	
6	1	0	1	Active	Note 1	Logic	Logic
7	1	1	0	Ringing	MOG	—level high	level
8	1	1	1	Stand-by			high

Table 1. SLIC operating states .

- Note 1 For operating states 5-8, active detectors are as for operating states 1-4. The DET1 and DET2 outputs are, however, disabled and remain at logic level high regardless of detector status.
- Note 2 For operating states 1-4, the DET1 and DET2 output, are enabled and will report the status of the active dtector. Logic level low indicates a triggered detector

The stand-by short circuit loop current ( $I_{LS}$ ) for  $V_{BAT}$  = -48V is then limited to  $I_{LS}$  ≈ 25 mA. The SLIC on-hook power dissipation

The SLIC on-hook power dissipation is 35mW at  $V_{Bat} = -48V$ .

Both the loop current and ground key detectors are activated in this operating state. Input  $E_{\rm o}$  enables the two detector outputs. Please, refer to section "Enable Inputs".

Table 1 summarizes the above description of the control inputs.

# Enable Input, E₀

A TTL-compatible enable input, E. (pin 13), controls the function of the DET1 (pin 14) and DET2 (pin 12) output.

E₀, when set to logic level low, enables the DET1 and DET2 outputs, which are collector outputs with Internal pull-up resistors (approx. 15 kohms). A DET1 or DET2 output at logic level low indicates triggered detector condition (loop current above threshold current, ground key depressed or telephone off-hook during the ringing cycle). A DET1 or DET2 output at logic level high indicates a non triggered detector condition.

 $\rm E_{01}$  when set to logic level high, disables the  $\overline{\rm DET1}$  and  $\overline{\rm DET2}$  outputs; i.e. it appears as a resistor connected to  $\rm V_{cc}$ .

Table 1 summarizes the above description of the enable input.

**Overvoltage Protection** 

The PBL 3765 SLIC must be protected against overvoltages and power crosses. Refer to "Maximum Ratings," TIPX and RINGX terminals for maximum allowable transient voltages that may be applied to the SLIC. The circuit shown in figure 10 utilizes diodes together with a clamping device to protect against high voltage transients.

Diodes D₁ and D₂ clamp positive transients directly to ground. These two diodes are reverse biased by the normal negative tip, ring operating voltages.

Diodes D₃ and D₄ clamp negative transients to ground via a device, which is not conducting when exposed to the normal, negative tip, ring operating voltages, but will conduct when exposed to negative transient voltages. This device is necessary since D, and D, would otherwise be forward blased in the normal operating mode. A zener diode type device (e.g. General Semiconductor Tranzorb) is suitable for lower energy transients and an SCR type device (e.g. RCA Surgector) is suitable for higher energy transients due to its voltage foldback characteristic. In applications requiring protection only against low energy transients, it is acceptable to connect the anodes of D₃ and D₄ directly to the Veat supply rail, thus eliminating the

ERICSSON 

T-75-11-17

need for a device to block normal operating voltages.

and the second of the second o

The line resistors,  $R_{\rm F}$ , serve the dual purpose of being non-destructing energy dissipaters, when transients are clamped and of being fuses when the line is exposed to a power cross. Ericsson Components line resistor PBR 5067 is designed for this application.

#### **Power-up Sequence**

The voltage at pin  $V_{\rm Bat}$  sets the substrate voltage, which must at all times be kept more negative than the voltage at any other pin to prevent possible latch-up. The correct power-up sequence is ground and  $V_{\rm Bat}$ , then other supplies and signal leads.

A diode with a 2A current rating connected with its cathode to  $\rm V_{\rm gg}$  and anode to  $\rm V_{\rm gat}$  ensures the presence of the most-negative supply voltage at the  $\rm V_{\rm gat}$  pin, if the  $\rm V_{\rm gat}$  supply voltage should be absent. The  $\rm V_{\rm gat}$  pin should not be applied at a faster rate than corresponds to the time constant formed by a 5.1  $\Omega$  resistor in series with the  $\rm V_{\rm gat}$  pin and a 0.47  $\rm \mu F$  capacitor from the  $\rm V_{\rm gat}$  pin to ground. This RC network may be shared by several SLICs.

# **Printed Circuit Board Lay-out**

Care in PCB lay-out is essential for proper PBL 3765 function. The components connecting to the RSN pin (19) should be in close proximity of that pin such that no interference is injected into the RSN terminal. Ground plane surrounding the RSN pin is advisable.

The two ground pins AGND and BGND should be connected together on the PCB at the device location.

**Ordering Information** 

Package	Temp. Range	Part No.					
Plastic DIP	0 to 70°C	PBL 3765N*					
Ceramic DIP	0 to 70°C	PBL 3765J					
Ceramic DIP	-40 to 85°C	PBL 3765/2J					
PLCC	0 to 70°C	PBL 3765QN*					
CLCC	0 to 70°C	PBL 3765QC					
CLCC	-40 to 85°CF	PBL 3765/2QC*					
LLCC	0 to 70°C	PBL 3765CC					
*: Contact factory for availability.							

Information given in this data sheet is believed to be accurate and reliable. However no responsibility is assumed for the consequences of its use nor for any intringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Ericsson Components AB. These products are sold only according to Ericsson Components general conditions of sale, unless otherwise contirmed in writing.

Specifications subject to change without notice. IC4 (88071) C-Ue © Ericsson Components AB 1988



Erlosson Components AB S-164 81 Stockholm, Sweden Telephone: (08) 757 50 00