

**Preliminary** 

# 32-Channel Gray-Shade Display Column Driver

**Ordering Information** 

	Package Options							
Device	64-Lead 3-sided Plastic Gullwing	80-Lead Ceramic Gullwing	Die	80-Lead Ceramic Gullwing (MIL-STD-883 Processed*)				
HV38	HV3806PG	HV3806DG	HV3806X	RBHV3806DG				

<sup>\*</sup> For Hi-Rel process flows, refer to page 5-3 of the Databook.

#### **Features**

- 5V CMOS inputs
- Up to 60V modulation voltage
- Capable of 16 levels of gray shading
- 16MHz data throughput rate
- 32 Outputs per device (can be cascaded)
- Minimum 15 mA high-voltage output source/sink capability
- Pin-programmable shift direction (DIR)
- □ D/A conversion can be performed in as little as 3.2μs
- Diodes in output structure allow usage in energy recovery systems
- Integrated high-voltage CMOS technology
- Available in 3-sided 64-lead gullwing package or as dice

## Absolute Maximum Ratings<sup>1</sup>

	_			
Supply voltage, V <sub>DD</sub>	-0.5V to +7.5V			
Supply voltage, V <sub>PP1</sub> /V <sub>PP2</sub>	-(	0.5V to +70V		
Logic input levels	-0.5 to V <sub>DD</sub> + 0.5			
Ground current <sup>2</sup>		1.5A		
Continuous total power dissipation <sup>2, 3</sup>	Plastic Ceramic	1200mW 1500mW		
Operating temperature range	-40°C to +85°C			
Storage temperature range	-65°C to +150°C			
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C		

#### Notes:

- 1. All voltages are referenced to V<sub>SS</sub>.
- 2. Duty cycle is limited by the total power dissipated in the package.
- 3. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

## 8773295 0004489 040 💻

## **General Description**

The HV38 is a 32-channel column driver IC designed for gray-shade display use. A bidirectional shift register working on both clock edges is used to index input data, in groups of 4, into a set of data latches. These are compared to the contents of a master binary counter. Each time the master counter begins to increment, a hold capacitor  $(C_{\text{H}})$  on each channel is charged until the contents of the data latches is matched by that in the counter. Each channel's  $C_{\text{H}}$  thus is charged to an individual level,  $V_{\text{H}}$ , which is then transferred to the output by a source-follower structure that allows both sourcing and sinking of output current.

DIR is a shift-direction-select pin which has been provided to allow the user to interchange the shift register data input . When the DIR input is high, data is shifted in thru D1 to D4 in ascending order from  $HV_{OUT}1$  to  $HV_{OUT}32$ . When the DIR input is low, data is shifted in descending order from  $HV_{OUT}32$  to  $HV_{OUT}1$ .

In the HV38, the ramp generator circuitry  $(V_R)$  obtains its (low-current) bias from  $V_{PP1}$ . This allows the output bias,  $V_{PP2}$ , to be ramped down to zero when output current is not required, thus saving energy.

## Electrical Characteristics (at 25°C, unless otherwise specified)

## **Low-Voltage DC Characteristics**

Symbol	Parameter	Min	Typ <sup>1</sup>	Max	Units	Conditions
V <sub>DD</sub>	Low-voltage supply	4.5	5.0	5.5	V	f <sub>SC</sub> = 8MHz
I <sub>DD</sub>	V <sub>DD</sub> supply current (active)		6.0	10.0	mA	f <sub>CC</sub> = 6MHz F <sub>DATA</sub> = 8MHz
I <sub>DDS</sub>	V <sub>DD</sub> supply current (standby)			100	μΑ	All $V_{IN} = 0V$ , $V_{DD} = min$
V <sub>IH</sub>	High-level input voltage	V <sub>DD</sub> -1	· ·	V <sub>DD</sub>	V	
V <sub>IL</sub>	Low-level input voltage	0		1	V	
I <sub>IH</sub>	High-level input current		1.0	50	μА	$V_{IH} = V_{DD}$
I <sub>IL</sub>	Low-level input current		-1.0	-50	μА	V <sub>IL</sub> = 0V
C <sub>IN</sub>	Input capacitance (data, LC, SC, CC)			10	pF	V <sub>IN</sub> = 0V, f = 1MHz
T <sub>A</sub>	Operating free-air temperature	-40		85	°C	
V <sub>OH</sub>	High-level output voltage	V <sub>DD</sub> -1			٧	I <sub>OH</sub> = -4mA, V <sub>DD</sub> = min
V <sub>OL</sub>	Low-level output voltage			0.4	V	I <sub>OL</sub> = 4mA, V <sub>DD</sub> = min
I <sub>OH</sub>	High-level output current			-4.0	mA	
l <sub>OL</sub>	Low-level output current			4.0	mA	

Note 1. All typical values are at  $V_{DD} = 5.0V$ .

## **High-Voltage DC Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V <sub>PP</sub>	High-voltage supply	-0.3		60	V	
I <sub>PP</sub>	V <sub>PP</sub> supply current			100	μА	V <sub>PP</sub> = 60V, outputs high or low, no load
V <sub>R</sub>	Ramp voltage	0		V <sub>PP</sub> -2	V	
I <sub>AOH</sub> max	Maximum high-voltage analog output source current <sup>1</sup>	-		-15	mA	V <sub>PP</sub> = 60V
						V <sub>PP</sub> = 60V
I <sub>AOH</sub>	High-voltage analog output source current <sup>1</sup>	-10			mA	$V_{R} = 30V, V_{AO} = 25V$
					μΑ	V <sub>AO</sub> = 28.75V
I <sub>AOL</sub> max	Maximum high-voltage analog output sink current <sup>2</sup>			15	mA	V <sub>PP</sub> = 60V
•						V <sub>PP</sub> = 60V
AOL	High-voltage analog output sink current <sup>2</sup>	10			mA	$V_{R} = 30V, V_{AO} = 25V$
		100			μА	V <sub>AO</sub> = 31.25V

#### Notes:

- 1. Either by N-CH transistor or P-CH output diode.
- 2. Either by P-CH transistor or N-CH output diode.
- 3. Power-up sequence should be the following:
  - 1. Connect ground.

  - Apply V<sub>DD</sub>.
    Set all inputs (Data, CLK, Enable, etc.) to a known state.

Power-down sequence should be the reverse of the above.

## AC Characteristics ( $V_{DD} = 5V$ , $T_A = 25$ °C)

## **Logic Timing**


Symbol	Parameter	Min	Тур	Max	Units	Conditions
f <sub>sc</sub>	Shift clock operating frequency			8	MHz	
f <sub>DIN</sub>	Data-in frequency			16	MHz	
t <sub>SS</sub>	Ascent/Descent pulse to shift clock setup time	1	20		ns	
t <sub>HS</sub>	Ascent/Descent pulse to shift clock hold time		40		ns	<del>" '</del>
t <sub>WA</sub>	Ascent pulse width		55		ns	
t <sub>DS</sub>	Data to shift clock setup time		0		ns	
t <sub>DH</sub>	Data to shift clock hold time		50		ns	
t <sub>WD</sub>	Data-in pulse width		55		ns	
twic	Load count pulse width		200		ns	
t <sub>DLCR</sub>	Load count to ramp delay			100	ns	
torcc	Load count to count clock delay		70		ns	
t <sub>WLC</sub>	Load count pulse width		200		ns	
t <sub>DSL</sub>	Shift clock to load count delay time		200		ns	
t <sub>csc</sub>	Shift clock cycle time			125	ns	
t <sub>ccc</sub>	Count clock cycle time	190			ns	
twcc	Count clock pulse width	90			ns	

## **V<sub>RAMP</sub>** Timing


Symbol	Parameter	Min	Тур	Max	Units	Conditions
t <sub>CR</sub>	Cycle time of ramp signal	8			μs	
t <sub>AR</sub>	Ramp rise time	3			μs	
t <sub>HR</sub>	Ramp hold time	2			μs	
t <sub>FR</sub>	Ramp fall time	3			μs	
t <sub>DRRP2</sub>	Rise time delay from V <sub>R</sub> to V <sub>PP2</sub>	TBD			μs	
t <sub>HP2</sub>	V <sub>PP2</sub> hold time	TBD			μs	
t <sub>RP2</sub>	V <sub>PP2</sub> ramp-up time	TBD			μs	
t <sub>FP2</sub>	V <sub>PP2</sub> ramp-down time	TBD			μs	
t <sub>DFRP2</sub>	Fall time delay from V <sub>R</sub> to V <sub>PP2</sub>	TBD			μs	



# **Timing Diagrams**




## (b) Detailed Device Timing



## **Pin Definitions**

Pin #	Name	Function
27-30	D1-D4	Inputs for binary-format parallel data
26	Shift clock	Triggers data on both rising and falling edges. This implies that the data rate is always twice the clock rate (data rate = 16MHz max if clock rate = 8MHz max)
22	Ascent	Input pin for the Ascent pulse (when DIR is high). Output pin for Descent pulse (when DIR is low).
43	Descent	Input pin for the Descent pulse (when DIR is low). Output pin for the Ascent pulse (when DIR is high).
40	Load Count	Input for a pulse whose rising edge causes data from the input latches to enter the comparator latches, and whose falling edge initiates the conversion of this binary data to an output level (D-to-A).
42	Count Clock	Input to the count clock generator whose increments are compared to the data in the comparator latches.
18,47	V <sub>R</sub>	High-voltage ramp input for charging the output stage hold capacitors (C <sub>H</sub> ). This input can be linear or non-linear as desired.
32	DIR	When this pin is connected to $V_{DD}$ , input data is shifted in ascending order, i.e. corresponding to $HV_{OUT}1$ to $HV_{OUT}32$ . When connected to LVGND, input data is shifted in descending order, i.e. corresponding to $HV_{OUT}32$ to $HV_{OUT}1$ .
31	LVGND	This is ground for the logic section. It may be connected to the HVGND pin, or kept separate in energy recovery circuits.
20,45	HVGND	This is ground for the high-voltage (output) section. It may be connected to the LVGND pin, or kept separate in energy recovery circuits.
19,46	V <sub>PP</sub> 1	This input biases the level translators and the P-channel transistors that charge the holding caps $(C_H)$ .
17,48	V <sub>PP</sub> 2	This input biases the output source followers. It can be set equal to V <sub>PP</sub> 1 or can be ramped (especially in energy recovery schemes).
1-16 49-64	HV <sub>OUT</sub> 1- HV <sub>OUT</sub> 32	High-voltage source-follower outputs.
33	V <sub>DD</sub>	Low-voltage logic power supply.

# **Typical EL Panel Connections**



## **Theory of Operation**

The HV38 has two primary functions:

- 1) Loading data from the data bus and,
- Gray-shade conversion (converting latched data to output voltages).

Since the device was developed initially for electroluminescent displays, the operation will be described in terms that pertain to that technology. As shown by the Typical EL Drive Scheme, several HV38 packages are mounted at the top and bottom of a display panel. Data exists on a 4-bit bus (adjacent PC board traces) at top and bottom. The D1 through D4 inputs of each chip take data from the bus when either an ASCENT or DESCENT pulse is present at the chip. These pulses therefore act as a combination CHIP SELECT and LOCATION STROBE. Because of the way the chip HV\_{OUT} pins are sequenced, data on the bus at the bottom of the display panel will be entered into the left-most chip as HV\_{OUT}1 HV\_{OUT}2 etc. up to HV\_OUT32. The ASCENT pulse will accomplish this with DIR = High.

#### Loading Data from Data Bus

Here is the full data-entry sequence:

- 1) The microcontroller puts data on the bus (4 bits)
- 2) To enter the data into the 32 sets of 4 latches on the first chip, the shift clock rises. This positive transition is combined with the ASCENT pulse (sometimes called a SEED BIT) and is generated only once to strobe the data into the first set of latches. (These latches eventually send data to the HV<sub>OuT</sub>1). The data on the bus then changes, the shift clock falls, and this negative transition is combined with the ASCENT pulse, which is now propagated internally, to strobe the new data into the next set of 4 latches (which will end up as HV<sub>OuT</sub>2). This internal ASCENT pulse therefore runs at twice the shift clock rate
- 3) When the last set of 4 latches in the first chip has been loaded (HV<sub>OUT</sub>32), the ASCENT pulse leaves chip 1 and enters chip 2. The exit pin is called DESCENT and the chip 2 entry pin is ASCENT. For chips at the top of the panel things are reversed: DIR is low, entry pins are DESCENT and exit pins are AS-CENT, because the data-into-latches sequence is in descending order, HV<sub>OUT</sub>32 down to HV<sub>OUT</sub>1.

4) The buses may of course be separate, and data can be strobed in on an interleaved basis, etc., but those complications will be left to systems designers.

When data has been loaded into all 32 outputs of all chips (top and bottom of the display panel), the load count pin is pulsed. On its rising transition, all the data in the input latches is transferred to a like number of comparator latches, (thus leaving the data latches ready to receive new data during the following operations). After the transfer, the load count pin is brought low. This transition begins the events that convert the binary data into a gray-shade level.

### **Gray-shade Conversion**

- The COUNT CLOCK is started. This external signal is applied to the COUNT CLOCK pin, causing the counter on each chip to increment from binary 0000 to 1111 (0 to 15).
- At the same time, the V<sub>R</sub> voltage is applied to all chips, via charging transistors, causing the HOLD CAPACITORS (C<sub>H</sub>) on each output to experience a rise in voltage.
- 3) If each set of comparator latches held binary 1111 (a count of 15), the V<sub>R</sub> voltage would charge each C<sub>H</sub> to the full value of V<sub>R</sub>. The voltage followers on each output would thus present this level as a maximum-brightness output to the panel.
- 4) On the other hand, if the count in the comparator latches is less than maximum, when the COUNT CLOCK had incremented the master counter to a value that matched the latch value, that particular charging transistor would be cut off, leaving that C<sub>H</sub> at some other value of voltage (gray-shade level).

It should be clear that :

- a) Data continues until all latches in all chips are loaded. The shift clock and the internal ASCENT/DESCENT pulses last for the same duration.
- b) Count clock endures for 16 counts after load count goes low.


### Function Table

Sequence	Function	DIR	Data-In (D1 - D4)	Ascent	Descent	Shift Clock	Load Count	Count Clock	V <sub>R</sub>
1	Shift Data from HV <sub>ouт</sub> 1 to 32	н	H/L		Output	JL	L	L	L
2	Shift Data from HV <sub>our</sub> 32 to 1	L	H/L	Output		JL	L	L	L
3	Load Shift Register	Х	Х				L	L	L
4	Load Counter	Х	Х	Pre-define	d by 1 or 2	L	J	L	L
5	Counting/Voltage Conversion	х	х			L	L		Initiates V <sub>RAMP</sub>


12-34

8773295 0004494 408 💳





**Output Stage Detail** 



12-35

8773295 0004495 344 🖿

# **Pin Configuration**

#### 64-Pin PG Package

Pin	Function	Pin	Function	Pin	Function
1	HV <sub>OUT</sub> 1	23	NC	45	HVGND
2	HV <sub>OUT</sub> 2	24	NC	46	$V_{PP1}$
3	HV <sub>OUT</sub> 3	25	NC	47	$V_R$
4	HV <sub>OUT</sub> 4	26	Shift Clock	48	$V_{PP2}$
5	HV <sub>OUT</sub> 5	27	$D_4$	49	HV <sub>OUT</sub> 17
6	HV <sub>OUT</sub> 6	28	$D_3$	50	HV <sub>OUT</sub> 18
7	HV <sub>OUT</sub> 7	29	$D_2$	51	HV <sub>OUT</sub> 19
8	HV <sub>OUT</sub> 8	30	D <sub>1</sub>	52	HV <sub>OUT</sub> 20
9	HV <sub>OUT</sub> 9	31	LVGND	53	HV <sub>OUT</sub> 21
10	HV <sub>OUT</sub> 10	32	DIR	54	HV <sub>OUT</sub> 22
11	HV <sub>OUT</sub> 11	33	$V_{DD}$	55	HV <sub>OUT</sub> 23
12	HV <sub>OUT</sub> 12	34	NC	56	HV <sub>OUT</sub> 24
13	HV <sub>OUT</sub> 13	35	NC	57	HV <sub>OUT</sub> 25
14	HV <sub>OUT</sub> 14	36	NC	58	HV <sub>OUT</sub> 26
15	HV <sub>OUT</sub> 15	37	NC	59	HV <sub>OUT</sub> 27
16	HV <sub>OUT</sub> 16	38	NC	60	HV <sub>OUT</sub> 28
17	$V_{PP2}$	39	NC	61	HV <sub>OUT</sub> 29
18	$V_R$	40	Load Count	62	HV <sub>OUT</sub> 30
19	V <sub>PP1</sub>	41	NC	63	HV <sub>OUT</sub> 31
20	HVGND	42	Count Clock	64	HV <sub>OUT</sub> 32
21	NC	43	DESCENT		
22	ASCENT	44	NC		


<sup>\*</sup>Pins 65 to 80 are NC (ceramic only)

# **Gray Shade Decoding Scheme**


Brightest Shade No.	D4	D3	D2	D1	
15	1	1	1	1	Brightest
14	1	1	1	0	
13	1	1	0	1	
12	1	1	0	0	
11	1	0	1	1	
10	1	0	1	0	
9	1	0	0	1	****
8	1	0	0	0	
7	0	1	1	1	
6	0	1	1	0	
5	0	1	0	1	
4	0	1	0	0	
3	0	0	1	1	
2	0	0	1	0	
1	0	0	0	1	
0	0	0	0	0	Dimmest

8773295 0004496 280

# **Package Outlines**



3-sided Plastic 64-pin Gullwing Package



80-pin Ceramic Gullwing Package

12-36