Features

- Bipolar Speed in JEDEC Standard EPROM Pinout Read Access Time - 55 ns
 28-Lead 600 mil CERDIP and OTP Plastic DIP
 32-Pad LCC and JLCC
- Low Power CMOS Operation
 50 mA max. Active at 10 MHz
- High Output Drive Capability
- High Reliability Latch-Up Resistant CMOS Technology
- Rapid Programming 100 μs/byte (typical)
- Two-line Control
- CMOS and TTL Compatible inputs and Outputs
- Integrated Product Identification Code
- Full Military, Industrial and Commercial Temperature Ranges


Description


The AT27HC256R is a high-speed, low-power 262,144 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM) organized as 32K x 8 bits. The AT27HC256R is suited for very high-speed applications, and requires only one 5 V power supply in normal read mode operation. Any byte can be accessed in less than 55 ns on the AT27HC256R, making this part ideal for high-performance systems. Power consumption is typically only 35 mA in Active Mode, and less than 15 mA in Standby Mode.

Atmel's high-speed CMOS technology provides optimum speed, lower power and high noise immunity. The high-speed CMOS process is an extension of Atmel's high quality and highly manufacturable floating poly EPROM technology.

Pin Configurations

Pin Name	Function
A0-A14	Addresses
CE	Chip Enable
ŌĒ	Output Enable
NC	No Connect
O0-O7	Outputs







256K (32K x 8)
High Speed
UV
Erasable
CMOS
EPROM

4-21

■ 1074177 0005264 085 ■



Description (Continued)

The AT27HC256R comes in a choice of industry standard JEDEC-approved packages including: 28-pin DIP ceramic, 32-pad ceramic leadless chip carrier (LCC), and 32-lead ceramic (JLCC). The device features two-line control (\overline{CE} , \overline{OE}) to give designers the flexibility to prevent bus contention.


With a storage capacity of 32K bytes, Atmel's 27HC256R allows firmware to be stored reliably and to be accessed at very high speeds. The AT27HC256R has exceptional output drive capability — source 4 mA and sink 16 mA per output.

The AT27HC256R has additional features to ensure high-quality and efficient production use. The Rapid programming algorithm reduces the time required to program the chip and guarantees reliable programming. The Integrated Product Identification Code electronically identifies the device and manufacturing origin. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

Erasure Characteristics

The entire memory array of the AT27HC256R is erased (all outputs read as VoH) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 µW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Block Diagram



Absolute Maximum Ratings*

_	
	Temperature Under Bias55°C to +125°C
	Storage Temperature65°C to +150°C
	Voltage on Any Pin with Respect to Ground2.0 V to +7.0 V ⁽¹⁾
	Voltage on A9 with Respect to Ground2.0 V to +14.0 V ⁽¹⁾
	VPP Supply Voltage with Respect to Ground2.0 V to +14.0 V ⁽¹⁾
	Integrated UV Erase Dose7258 W•sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

 Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is VCC +0.75 V dc which may overshoot to +7.0 V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	ŌE	Ai	VPP	Vcc	Outputs
Read	V _I L	VIL	Ai	Vcc	Vcc	Dout
Output Disable	ViL	ViH	X ⁽¹⁾	Vcc	Vcc	High Z
Standby	ViH	X	Х	Vcc	Vcc	High Z
Rapid Program ⁽²⁾	VIL	ViH	Ai	VPP	Vcc	Din
PGM Verify ⁽²⁾	Х	VIL	Ai	Vpp	Vcc	Dout
Optional PGM Verify ⁽²⁾	VIL	VIL	Ai	Vcc	Vcc	Боит
PGM Inhibit ⁽²⁾	ViH	VIH	Х	Vpp	Vcc	High Z
Product Identification ⁽⁴⁾	VIL	VIL	A9 = V _H ⁽³⁾ A0 = V _{IH} or V _{IL} A1-A14 = V _{IL}	Vcc	Vcc	Identification Code

Notes: 1. X can be VIL or VIH.

4-22

2. Refer to Programming characteristics.

3. $V_H = 12.0 \pm 0.5 \text{ V}$.

4. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}) , except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.

AT27HC256R

1074177 0005265 T11 **=**

D.C. and A.C. Operating Conditions for Read Operation

		AT27HC256R				
		-55	-70			
Operating	Com.	0°C - 70°C	0°C - 70°C			
Temperature	Ind.	-40°C - 85°C	-40°C - 85°C			
(Case)	Mil.		-55°C - 125°C			
Vcc Power Supply		5V ± 10%	5V ± 10%			

D.C. and Operating Characteristics for Read Operation

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = -0.1 \text{ V to V}_{CC} + 1 \text{ V}$			10	μА
ILO	Output Leakage Current	Vout = -0.1 V to Vcc + 0.1	V		10	μΑ
IPP (2)	V _{PP} ⁽¹⁾ Read/Standby Current	Vpp = 3.8 to Vcc+0.3 V			20	μА
	Vcc ⁽¹⁾ Standby Current	ISB1 (CMOS) CE = Vcc-0.3 to Vcc+1.0 \	/		30	mA
ISB	VCC > Standoy Current	I _{SB2} (TTL) CE = 2.0 to V _{CC+} 1.0 V			35	mA
	V Antina Comment	f = 10 MHz, lour = 0 mA,	Com.		50	mA
Icc	Vcc Active Current	CE = VIL	Ind.,Mil.		55	mA
VIL	Input Low Voltage			-0.6	8.0	V
ViH	Input High Voltage			2.0	Vcc+0.75	٧
Vol	Output Low Voltage	loL = 16 mA			.45	٧
		іон = -100 μΑ		Vcc-0.3		V
Vон	Output High Voltage	IOH = -2.5 mA		3.5		٧
		I _{OH} = -4.0 mA		2.4		٧
Vpp	Vpp Read Voltage	Vcc = 5 ± 0.5 V		3.8	Vcc+0.3	٧

Notes: 1. V_{CC} must be applied simultaneously or before $\overline{V_{PP}}$, and removed simultaneously or after V_{PP} .

A.C. Characteristics for Read Operation

				AT27HC256R				
				-5	55	-7	70	
Symbol	Parameter	Condition		Min	Max	Min	Max	Units
tacc (4)	Address to Output Delay	CE = OE = VIL	Com.,Ind.		55		70	ns
			Mit.				70	ns
tce (3)	CE to Output Delay	OE = VIL			55		70	ns
toE (3,4)	OE to Output Delay	CE = VIL			25		30	ns
t _{DF} (2,5)	OE or CE High to Output Float	CE = VIL			25		30	ns
tон	Output Hold from Address, CE or OE, whichever occurred first	CE = OE = VIL		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation




4-23

■ 1074177 0005266 958 ■

^{2.} V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .




A.C. Waveforms for Read Operation (1)



Notes:

- Timing measurement reference is 1.5 V. Input AC driving levels are 0.0 V and 3.0 V, unless otherwise specified.
 - $C_L = 30 \text{ pF}$, add $10 \text{ ns for } C_L = 100 \text{ pF}$.
- tpF is specified from OE or CE, whichever occurs first. tpF is measured at VoH-0.5 V or VoL+0.5 V with CL = 5 pF.
- OE may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.
- OE may be delayed up to tACC-tog after the address is valid without impact on tACC.
- This parameter is only sampled and is not 100% tested

input Test Waveforms and Measurement Levels



Output Test Load




Note: $C_L = 30 \text{ pF}$ including jig capacitance.

Pin Capacitance (f = 1MHz, T= 25°C) (1)

	Тур	Max	Units	Conditions	······· ·
CIN	4	6	pF .	VIN = 0 V	
Cout	8	12	pF	Vout = 0 V	

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms (1)



Notes:

- Timing measurement reference is 1.5 V. Input AC driving levels are 0.0 V and 3.0 V, unless otherwise specified.
- toe and topp are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27HC256R a 0.1-μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

AT27HC256R

4-24

1074177 0005267 894 🖿

D.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25 \text{ V}$, $V_{PP} = 13.0 \pm 0.25 \text{ V}$

Sym-		Test	Lia	mits	
bol	Parameter	Conditions	Min	Max	Units
ILI	Input Load Current	VIN = VIL, VIH		10	μΑ
VIL	Input Low Level	(All Inputs)	-0.6	0.8	٧
ViH	Input High Level		2.0	Vcc+1	٧
Vol	Output Low Volt.	ioL = 16 mA		.45	٧
Vон	Output High Volt.	I _{OH} =-4.0 mA	2.4		٧
lcc2	Vcc Supply Curren (Program and Ver			60	mA
IPP2	Vpp Supply Current	CE = VIL		30	mA
VID	A9 Product Identification Voltage		11.5	12.5	٧

A.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25 \text{ V}$, $V_{PP} = 13.0 \pm 0.25 \text{ V}$

Sym- bol	Parameter	Test Conditions* (see Note 1)			Units
tas	Address Setup Time		2		μs
toes	OE Setup Time		2		μs
tos	Data Setup Time		2		μs
tah	Address Hold Time		0		μs
ton	Data Hold Time		2		μ\$
tofp	OE High to Output Float Delay	(Note 2)	0	130	ns
typs	Vpp Setup Time		2		μs
tvcs	V _{CC} Setup Time	-	2		μs
tpw	CE Program Pulse Width	(Note 3)	95	105	μs
toe	Data Valid from O	Ē		150	ns

*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)	5 ns
Input Pulse Levels	0.0 V to 3.0 V
Input Timing Reference Level	1.5 V
Output Timing Reference Level	1.5 V

Notes:


- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- This parameter is only sampled and is not 100% tested.
 Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Program Pulse width tolerance is 100 µsec ±5%.

Atmel's 27HC256R Integrated Product Identification Code

		Pins						Hex		
Codes	A0	07	O 6	O5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	1	0	1	0	0	94

Rapid Programming Algorithm

A 100 μ s $\overline{\text{CE}}$ pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5 V and Vpp is raised to 13.0 V. Each address is first programmed with one 100 μ s $\overline{\text{CE}}$ pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. Vpp is then lowered to 5.0 V and VCC to 5.0 V. All bytes are read again and compared with the original data to determine if the device passes or fails.





4-25

1074177 0005268 720



Ordering Information

tacc (ns)	Icc Active	(mA) Standby	Ordering Code	Package	Operation Range
55	50	30	AT27HC256R-55DC AT27HC256R-55KC AT27HC256R-55LC	28DW6 32KW 32LW	Commercial (0°C to 70°C)
55	55	30	AT27HC256R-55DI AT27HC256R-55KI AT27HC256R-55LI	AT27HC256R-55KI 32KW	
70	50	30	AT27HC256R-70DC AT27HC256R-70KC AT27HC256R-70LC	AT27HC256R-70KC 32KW	
70	55	30	AT27HC256R-70DI AT27HC256R-70KI AT27HC256R-70LI	28DW6 32KW 32LW	Industrial
٠.			AT27HC256R-70DM AT27HC256R-70LM	28DW6 32LW	Military (-55°C to 125°C)
			AT27HC256R-70DM/883 AT27HC256R-70LM/883	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
70	55	30	5962-86063 08 XX 5962-86063 08 YX	28DW6 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)

tacc (ns)	Icc (mA)		Ondorina Ondo	(Darling)	0
	Active	Standby	Ordering Code	Package	Operation Range
70	55	30	AT27HC256R-70KM	32KW	Military (-55°C to 125°C)
			AT27HC256R-70KM	32KW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
70	55	30	5962-86063 08 ZX	32KW	Military/883C Class B, Fully Compliant (-55°C to 125°C)

Package Type				
28DW6	28 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)			
32KW	32 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)			
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)			

1-26 AT27HC256R

1074177 0005269 667 **1**