

2M-BIT(256K x 8/ 128K x 16) CM OS EPROM

FEATURES

- 128K x 16 organization(MX27C2048, JEDEC pin out)
- +12.5V programming voltage
- Fast access time: 150/200/250 ns
- · Totally static operation
- · Completely TTL compatible

- Operating current: 20mA @ 3.6V, 5MHz
- Standby current: 20μA
- Package type:
 - 40 pin ceramic DIP
 - 40 pin plastic DIP
 - 44 pin PLCC
 - 40 pin TSOP(I)

GENERAL DESCRIPTION

The MX27L2048 is a 3V only, 2M-bit, ultraviolet Erasable Programmable Read Only Memory. It is organized as 128K words by 16 bits per word(MX27L2048), operates from a single + 3 volt supply, has a static standby mode, and features fast single address location programming. All programming signals are TTL levels, requiring a single pulse. For programming outside from the system, existing EPROM programmers may be used. The MX27L2048


supports a intelligent quick pulse programming algorithm which can result in programming times of less than one minute.

This EPROM is packaged in industry standard 40 pin dual-in-line ceramic packages or 40 pin plastic packages, 44-lead PLCC, 40-lead TSOP(I).

PIN CONFIGURATIONS CDIP/PDIP

VPP VCC CE 39 PGM Q15 🗆 38 1 A16 Q14 🗆 37 1 A15 □ A14 Q13 🗖 5 36 35 1 A13 Q12 [6 34 A12 Q11 🗆 8 Q10 🗆 33 □ A11 32 1 A10 Q8 10 11 12 13 14 31 A9 GND □ 30 GND Q7 🗆 29 1 A8 28 Q6 □ Q5 □ □ A7 27 A6 15 Q4 🗆 26 A5 Q3 🗖 16 25 A4 Q2 🗆 17 24 **A**3 Q1 🗆 18 23 A2 Q0 🗆 19 20 22 21 ⊺ A1 1 A0

PLCC




P/N: PM373 REV. 1.0, SEP 27, 1995



10 x 40mm 40-TSOP(I)

BLOCK DIAGRAM



PIN DESCRIPTION(MX27C2048)

SYMBOL	PIN NAME
A0~A16	Address Input
Q0~Q15	Data Input/Output
CE	Chip Enable Input
 OE	Output Enable Input
PGM	Program Enable Input
VPP	Program Supply Voltage
VCC	Power Supply Pin (+5V)
GND	Ground Pin



FUNCTIONAL DESCRIPTION

THE ERASURE OF THE MX27L2048

The MX27L2048 is erased by exposing the chip to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase a MX27L2048. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Angstroms (Å) — with intensity of 12,000 $\mu\text{W/cm²}$ for 15 to 20 minutes. The MX27L2048 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MX27L2048, and similar devices, will be cleared for all bits of their programmed states with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than that with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the MX27L2048 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

THE PROGRAMMING OF THE MX27L2048

When the MX27L2048 is delivered, or it is erased, the chip has all 2M bits in the "ONE", or HIGH state. "ZEROs" are loaded into the MX27L2048 through the procedure of programming.

The programming mode is entered when 12.5 ± 0.5 V is applied to the VPP pin, \overline{OE} is at VIH and \overline{PGM} is at VIL.

For programming, the data to be programmed is applied with 16 bits in parallel to the data pins.

The flowchart in Figure 1 shows MXIC's interactive algorithm. Interactive algorithm reduces programming time by using short programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data is not verified, additional pulses are given until it is verified or the maximum is reached. This process is repeated while sequencing through each address of the MX27L2048. This part of the algorithm is done at VCC = 6.0V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the interactive programming is completed, an overprogram pulse is

given to each memory location; this ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is verified at VCC = $5V \pm 10\%$.

FAST PROGRAMMING

The device is set up in the fast programming mode when the programming voltage VPP = 12.75V is applied, with VCC = 6.25 V and \overline{PGM} = VIH (Algorithm is shown in Figure 2). The programming is achieved by applying a single TTL low level 100µs pulse to the \overline{PGM} input after addresses and data line are stable. If the data is not verified, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the device. When the programming mode is completed, the data in all address is verified at VCC = VPP = 5V \pm 10%.

PROGRAM INHIBIT MODE

Programming of multiple MX27L2048's in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for \overline{CE} and \overline{OE} , all like inputs of the parallel MX27L2048 may be common. A TTL low-level program pulse applied to an MX27L2048 \overline{CE} input with VPP = 12.5 \pm 0.5 V will program the MX27L2048. A high-level \overline{CE} input inhibits the other MX27L2048s from being programmed.

PROGRAM VERIFY MODE

Verification should be performed on the programmed bits to determine that they were correctly programmed. The verification should be performed with $\overline{\text{OE}}$ and $\overline{\text{CE}}$, at VIL, and VPP at its programming voltage.

AUTO IDENTIFY MODE

The auto identify mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and device type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C \pm 5°C ambient temperature range that is required when programming the MX27L2048.

To activate this mode, the programming equipment must



force 12.0 $\pm\,0.5$ V on address line A9 of the device. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto identify mode.

Byte 0 (A0 = VIL) represents the manufacturer code, and byte 1 (A0 = VIH), the device identifier code. For the MX27L2048, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ15) defined as the parity bit.

READ MODE

The MX27L2048 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). Data is available at the outputs tOE after the falling edge of \overline{OE} 's, assuming that \overline{CE} has been LOW and addresses have been stable for at least tACC - t OE.

WORD-WIDE MODE

With BYTE/VPP at VCC \pm 0.2V outputs Q0-7 present data D0-7 and outputs Q8-15 present data D8-15, after \overline{CE} and \overline{OE} are appropriately enabled.

BYTE-WIDE MODE

With $\overline{\text{BYTE}}/\text{VPP}$ at GND \pm 0.2V, outputs Q8-15 are tristated. If Q15/A-1 = VIH, outputs Q0-7 present data bits D8-15. If Q15/A-1 = VIL, outputs Q0-7 present data bits D0-7.

STANDBY MODE

The MX27L2048 has a CMOS standby mode which reduces the maximum VCC current to 20 μ A. It is placed in CMOS standby when \overline{CE} is at VCC \pm 0.3 V. The MX27L2048 also has a TTL-standby mode which reduces the maximum VCC current to 1.5 mA. It is placed in TTL-standby when \overline{CE} is at VIH. When in standby mode, the

outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

TWO-LINE OUTPUT CONTROL FUNCTION

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation,
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.



MODE SELECT TABLE

				PINS			
MODE	CE	OE_	PGM	A0	A9	VPP	OUTPUTS
Read	VIL	VIL	VIH	Х	Χ	VCC	DOUT
Output Disable	VIL	VIH	VIH	Х	Χ	VCC	High Z
Standby (TTL)	VIH	Х	Χ	X	Χ	VCC	High Z
Standby (CMOS)	VCC±0.3V	Х	Χ	Χ	Χ	VCC	High Z
Program	VIL	VIH	VIL	Х	Х	VPP	DIN
Program Verify	VIL	VIL	VIH	Х	Х	VPP	DOUT
Program Inhibit	VIH	Х	Х	Х	Х	VPP	High Z
Manufacturer Code	VIL	VIL	Х	VIL	VH	VCC	00C2H
Device Code	VIL	VIL	X	VIH	VH	vcc	0122H

NOTES: 1. VH = $12.0 \text{ V} \pm 0.5 \text{ V}$

2. X = Either VIH or VIL(For auto select)

^{3.} A1 - A8 = A10 - A16 = VIL(For auto select)
4. See DC Programming Characteristics for VPP voltage during programming.



FIGURE 1. INTERACTIVE PROGRAMMING FLOW CHART








FIGURE 2. FAST PROGRAMMING FLOW CHART






SWITCHING TEST CIRCUITS



SWITCHING TEST WAVEFORMS





ABSOLUTE MAXIMUM RATINGS

RATING	VALUE
Ambient Operating Temperature	0°C to 70°C
Storage Temperature	-65°C to 125°C
Applied Input Voltage	-0.5V to 7.0V
Applied Output Voltage	-0.5V to VCC + 0.5V
VCC to Ground Potential	-0.5V to 7.0V
A9 & Vpp	-0.5V to 13.5V

NOTICE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

NOTICE

Specifications contained within the following tables are subject to change.

DC CHARACTERISTICS TA = 0° C to 70° C, VCC = $2.7 \sim 3.6$ V

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.4mA, VCC=3.0V
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA, VCC=3.0V
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	٧	2.7V < VCC < 3.6V
ILI	Input Leakage Current	-10	10	μА	VIN = 0 to 3.6V
ILO	Output Leakage Current	-10	10	μΑ	<u>VO</u> UT = 0 to 3.6V
ICC3	VCC Power-Down Current		20	μА	CE = VCC ± 0.3V
ICC2	VCC Standby Current		0.25	mA	CE = VIH
ICC1	VCC Active Current		20	mA	CE = VIL, f=5MHz, lout = 0mA, VCC=3.6V
IPP	VPP Supply Current Read		100	μΑ	CE = OE = VIL, VPP = VCC

CAPACITANCE TA = 25°C, f = 1.0 MHz (Sampled only)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT	CONDITIONS	
CIN	Input Capacitance	8	12	pF	VIN = 0V	
COUT	Output Capacitance	8	12	pF	VOUT = 0V	
CVPP	VPP Capacitance	18	25	pF	VPP = 0V	

AC CHARACTERISTICS TA = 0° C to 70° C, VCC = $2.7 \sim 3.6$ V

		27L20	<u> 148-15</u>	27L20	<u>48-20</u>	27L20	<u>48-25</u>		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT	CONDITIONS
tACC	Address to Output Delay		150		200		250	ns	CE = OE = VIL
tCE	Chip Enable to Output Delay		150		200		250	ns	OE = VIL
tOE	Output Enable to Output Delay		70		100		120	ns	CE = VIL
tDF	OE_High to Output Float,	0	50	0	60	0	70	ns	
	or CE High to Output Float								
tOH	Output Hold from Address,	0		0		0		ns	
	CE or OE which ever occurred first								



DC PROGRAMMING CHARACTERISTICS $TA = 25^{\circ}C \pm 5^{\circ}C$

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.40mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	μА	VIN = 0 to 3.6V
VH	A9 Auto Select Voltage	11.5	12.5	٧	
ICC3	VCC Supply Current (Program & Verify)		50	mA	
IPP2	VPP Supply Current(Program)		30	mA	CE = VIL, OE = VIH
VCC1	Interactive Supply Voltage	5.75	6.25	V	
VPP1	Interactive Programming Voltage	12.0	13.0	٧	
VCC2	Fast Programming Supply Voltage	6.00	6.50	V	
VPP2	Fast Programming Voltage	12.5	13.0	٧	


AC PROGRAMMING CHARACTERISTICS $TA = 25^{\circ}C \pm 5^{\circ}C$

SYMBOL	PARAMETER		MIN.	MAX.	UNIT	CONDITIONS
tAS	Address Setup Time		2.0		μS	
tOES	— OE Setup Time		2.0		μS	
tDS	Data Setup Time		2.0		μS	
tAH	Address Hold Time		0		μS	
tDH	Data Hold Time		2.0		μS	
tDFP	— CE to Output Float Delay		0	130	nS	
tVPS	VPP Setup Time		2.0		μS	
tPW	— CE Program Pulse Width	Fast	95	105	μS	
		Interactive	0.95	1.05	mS	
tOPW	— CE Overprogram Pulse(Intera	active)	1.95	2.05	mS	
tVCS	VCC Setup Time		2.0		μS	
tDV	Data Valid from CE			250	nS	
tCES	— CE Setup Time		2.0		μS	
tOE	— Data valid from OE			150	nS	




WAVEFORMS(MX27C2048)

READ CYCLE




INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS






WAVEFORMS(MX27C2100)

PROPAGATION DELAY FROM CHIP ENABLE(ADDRESS VALID)



INTERACTIVE PROGRAMMING ALGORITHM WAVEFORMS





ORDERING INFORMATION

CERAMIC PACKAGE

PART NO.	ACCESS TIME	OPERATING CURRENT	STANDBY CURRENT	PACKAGE
	(ns)	MAX.(mA)	MAX.(μA)	
MX27L2048DC-15	150	20	20	40 Pin DIP(JEDEC pin out)
MX27L2048DC-20	200	20	20	40 Pin DIP(JEDEC pin out)
MX27L2048DC-25	250	20	20	40 Pin DIP(JEDEC pin out)


PLASTIC PACKAGE

PART NO.	ACCESS TIME	OPERATING CURRENT	STANDBY CURRENT	PACKAGE
	(ns)	MAX.(mA)	MAX.(μA)	
MX27L2048PC-15	150	20	20	40 Pin DIP(JEDEC pin out
MX27L2048PC-20	200	20	20	40 Pin DIP(JEDEC pin out
MX27L2048PC-25	250	20	20	40 Pin DIP(JEDEC pin out
MX27L2048QC-15	150	20	20	44 Pin PLCC
MX27L2048QC-20	2000	20	20	44 Pin PLCC
MX27L2048QC-25	250	20	20	44 Pin PLCC
MX27l2048TC-15	150	20	20	40 Pin TSOP(I)
MX27L2048TC-20	200	20	20	40 Pin TSOP(I)
MX27L2048TC-25	250	20	20	40 Pin TSOP(I)



PACKAGE INFORMATION

40-PIN CERDIP(MSI) WITH WINDOW(600 mil)



40-PIN PLASTIC DIP(600 mil)


ITEM	MILLIMETERS	INCHES	40 21
Α	52.54 max.	2.070 max.	- 40
В	2.03 [REF]	.080 [REF]	
С	2.54 [TP]	.100 [TP]	
D	.46 [Typ.]	.018 [Typ.]	
E	48.22	1.900	1 20
F	1.52 [Typ.]	.060 [Typ.]	A 20
G	3.30 ± .25	.130 ± .010	A K
Н	.51 [REF]	.020 [REF]	
	3.91 ± .25	.154 ± .010	
J	4.42 ± .25	.174 ± .010	
K	15.22 ± .25	.600 ± .010	
L	13.76 ± .25	.542 ± .010	→ F → B → →
М	.25 [Typ.]	.010 [Typ.]	M
mm	h lead centerline is I [.01 inch] of its true kimum material conditi	position [TP] at	- '' E



PACKAGE INFORMATION

44-PIN PLASTIC LEADED CHIP CARRIER(PLCC)

ITEM	MILLIMETERS	INCHES
Α	17.53 ± .12	.690 ± .005
В	16.59 ± .12	.653 ± .005
С	16.59 ± .12	.653 ± .005
D	17.53 ± .12	.690 ± .005
E	1.95	.077
F	4.70 max.	.185 max
G	2.55 ± .25	.100 ± .010
Н	.51 min.	.020 min.
	1.27 [Typ.]	.050 [Typ.]
J	.71 ± .10	.028 ± .004
K	.46 ± .10	.018 ± .004
L	15.50 ± .51	.610 ± .020
М	.63 R	.025 R
N	.25 [Typ.]	.010 [Typ.]



40-PIN PLASTIC TSOP

