



64K x 16 Static RAM  
Module

Features

- High-density 1-megabit SRAM module
- High-speed CMOS SRAMs  
— Access time of 70 ns
- 40-pin, 0.6-in.-wide DIP package
- JEDEC-compatible pin-out
- Low active power  
— 1.3W (max.)
- Hermetic SMD technology
- TTL-compatible inputs and outputs
- 2V data retention (L version)

Functional Description

The CYM1623 is a high-performance 1-megabit static RAM module organized as 64K words by 16 bits. The module is constructed using four 32K x 8 static RAMs in leadless chip carriers mounted onto a double-sided multilayer ceramic substrate. A decoder is used to interpret the higher-order address A<sub>15</sub> and to select one of the two pairs of RAMs.


Writing to the memory module is accomplished when the chip select ( $\overline{CS}$ ), byte select ( $\overline{UB}$ ,  $\overline{LB}$ ) and write enable ( $\overline{WE}$ ) inputs are both LOW. Data on the input/output pins of the selected byte

(I/O<sub>8</sub> - I/O<sub>15</sub>, I/O<sub>0</sub> - I/O<sub>7</sub>) is written into the memory location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>).


Reading the device is accomplished by taking chip select ( $\overline{CS}$ ), byte select ( $\overline{UB}$ ,  $\overline{LB}$ ) and output enable ( $\overline{OE}$ ) LOW, while  $\overline{WE}$  remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.

The input/output pins remain in a high-impedance state when chip select ( $\overline{CS}$ ), byte select ( $\overline{UB}$ ,  $\overline{LB}$ ) or output enable ( $\overline{OE}$ ) is HIGH, or write enable ( $\overline{WE}$ ) is LOW.

Logic Block Diagram



Pin Configuration



1623-1

1623-2

Selection Guide

|                                |            | 1623HD-70 | 1623HD-85 | 1623HD-100 |
|--------------------------------|------------|-----------|-----------|------------|
| Maximum Access Time (ns)       |            | 70        | 85        | 100        |
| Maximum Operating Current (mA) | Commercial | 240       | 240       | 240        |
| Maximum Standby Current (mA)   | Commercial | 70        | 70        | 70         |

### Maximum Ratings

(Above which the useful life may be impaired.)

|                                                     |                 |
|-----------------------------------------------------|-----------------|
| Storage Temperature .....                           | -65°C to +150°C |
| Ambient Temperature with Power Applied .....        | -10°C to +70°C  |
| Supply Voltage to Ground Potential .....            | -0.3V to +7.0V  |
| DC Voltage Applied to Outputs in High Z State ..... | -0.3V to +7.0V  |
| DC Input Voltage .....                              | -0.3V to +7.0V  |

Output Current into Outputs (Low) ..... 50 mA

### Operating Range

| Range      | Ambient Temperature | V <sub>CC</sub> |
|------------|---------------------|-----------------|
| Commercial | 0°C to +70°C        | 5V ± 10%        |

### Electrical Characteristics Over the Operating Range

| Parameters         | Description                                    | Test Conditions                                                                                                              | CYM1623HD |                 | Units |
|--------------------|------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|-----------|-----------------|-------|
|                    |                                                |                                                                                                                              | Min.      | Max.            |       |
| V <sub>OH</sub>    | Output HIGH Voltage                            | V <sub>CC</sub> = Min., I <sub>OH</sub> = -1.0 mA                                                                            | 2.4       |                 | V     |
| V <sub>OL</sub>    | Output LOW Voltage                             | V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0 mA                                                                             |           | 0.4             | V     |
| V <sub>IH</sub>    | Input HIGH Voltage                             |                                                                                                                              | 2.2       | V <sub>CC</sub> | V     |
| V <sub>IL</sub>    | Input LOW Voltage                              |                                                                                                                              | -0.3      | 0.8             | V     |
| I <sub>Ix</sub>    | Input Load Current                             | GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>                                                                                       | -10       | +10             | μA    |
| I <sub>OZ</sub>    | Output Leakage Current                         | GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled                                                                     | -10       | +10             | μA    |
| I <sub>CCx16</sub> | V <sub>CC</sub> Operating Supply Current       | V <sub>CC</sub> = Max., I <sub>O</sub> = 0 mA<br>CS, UB, & LB = V <sub>IL</sub>                                              |           | 240             | mA    |
| I <sub>CCx8</sub>  | V <sub>CC</sub> Operating Supply Current       | V <sub>CC</sub> = Max., I <sub>O</sub> = 0 mA<br>CS = V <sub>IL</sub> , UB or LB = V <sub>IL</sub>                           |           | 120             | mA    |
| I <sub>SB1</sub>   | Automatic CS Power-Down Current <sup>(2)</sup> | Max. V <sub>CC</sub> , CS ≥ V <sub>IH</sub> ,<br>Min. Duty Cycle = 100%                                                      |           | 70              | mA    |
| I <sub>SB2</sub>   | Automatic CS Power-Down Current <sup>(2)</sup> | Max. V <sub>CC</sub> , CS ≥ V <sub>CC</sub> - 0.2V,<br>V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or<br>V <sub>IN</sub> ≤ 0.2V |           | 20              | mA    |




### Capacitance <sup>(3)</sup>

| Parameters       | Description        | Test Conditions                                            | Max. | Units |
|------------------|--------------------|------------------------------------------------------------|------|-------|
| C <sub>IN</sub>  | Input Capacitance  | T <sub>A</sub> = 25°C, f = 1 MHz<br>V <sub>CC</sub> = 5.0V | 35   | pF    |
| C <sub>OUT</sub> | Output Capacitance |                                                            | 40   | pF    |


**Notes:**

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- A pull-up resistor to V<sub>CC</sub> on the CS input is required to keep the device deselected during V<sub>CC</sub> power-up, otherwise I<sub>SB</sub> will exceed values given.
- Tested on a sample basis.

### AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT



**Switching Characteristics Over the Operating Range** <sup>[4]</sup>

| Parameters                        | Description                                     | 1623HD-70 |      | 1623HD-85 |      | 1623HD-100 |      | Units |
|-----------------------------------|-------------------------------------------------|-----------|------|-----------|------|------------|------|-------|
|                                   |                                                 | Min.      | Max. | Min.      | Max. | Min.       | Max. |       |
| <b>READ CYCLE</b>                 |                                                 |           |      |           |      |            |      |       |
| t <sub>RC</sub>                   | Read Cycle Time                                 | 70        |      | 85        |      | 100        |      | ns    |
| t <sub>AA</sub>                   | Address to Data Valid                           |           | 70   |           | 85   |            | 100  | ns    |
| t <sub>OHA</sub>                  | Data Hold from Address Change                   | 5         |      | 5         |      | 5          |      | ns    |
| t <sub>ACS</sub>                  | $\overline{CS}$ LOW to Data Valid               |           | 70   |           | 85   |            | 100  | ns    |
| t <sub>DOE</sub>                  | $\overline{OE}$ LOW to Data Valid               |           | 40   |           | 50   |            | 60   | ns    |
| t <sub>LZOE</sub>                 | $\overline{OE}$ LOW to Low Z                    | 5         |      | 5         |      | 5          |      | ns    |
| t <sub>HZOE</sub>                 | $\overline{OE}$ HIGH to High Z                  |           | 35   |           | 35   |            | 40   | ns    |
| t <sub>LZCS</sub>                 | $\overline{CS}$ LOW to Low Z <sup>[6]</sup>     | 5         |      | 5         |      | 5          |      | ns    |
| t <sub>HZCS</sub>                 | $\overline{CS}$ HIGH to High Z <sup>[5,6]</sup> |           | 35   |           | 35   |            | 40   | ns    |
| <b>WRITE CYCLE</b> <sup>[7]</sup> |                                                 |           |      |           |      |            |      |       |
| t <sub>WC</sub>                   | Write Cycle Time                                | 70        |      | 85        |      | 100        |      | ns    |
| t <sub>SCS</sub>                  | $\overline{CS}$ LOW to Write End                | 65        |      | 75        |      | 90         |      | ns    |
| t <sub>AW</sub>                   | Address Set-Up to Write End                     | 65        |      | 75        |      | 90         |      | ns    |
| t <sub>HA</sub>                   | Address Hold from Write End                     | 10        |      | 15        |      | 15         |      | ns    |
| t <sub>SA</sub>                   | Address Set-Up to Write Start                   | 25        |      | 25        |      | 30         |      | ns    |
| t <sub>PWE</sub>                  | $\overline{WE}$ Pulse Width                     | 60        |      | 70        |      | 80         |      | ns    |
| t <sub>SD</sub>                   | Data Set-Up to Write End                        | 30        |      | 35        |      | 35         |      | ns    |
| t <sub>HD</sub>                   | Data Hold from Write End                        | 10        |      | 10        |      | 15         |      | ns    |
| t <sub>LZWE</sub>                 | $\overline{WE}$ HIGH to Low Z <sup>[6]</sup>    | 5         |      | 5         |      | 5          |      | ns    |
| t <sub>HZWE</sub>                 | $\overline{WE}$ LOW to High Z <sup>[5,6]</sup>  | 0         | 30   | 0         | 35   | 0          | 40   | ns    |

**Notes:**

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- t<sub>HZCS</sub> and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t<sub>HZCS</sub> is less than t<sub>LZCS</sub> for any given device. These parameters are guaranteed and not 100% tested.
- The internal write time of the memory is defined by the overlap of  $\overline{CS}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- $\overline{WE}$  is HIGH for read cycle.
- Device is continuously selected,  $\overline{CS} = V_{IL}$  and  $\overline{OE} = V_{IL}$ .
- Address valid prior to or coincident with  $\overline{CS}$  transition low.
- Data I/O will be high impedance if  $\overline{OE} = V_{IH}$ .

**Data Retention Characteristics (L Version Only)**


| Parameter        | Description                          | Test Conditions                                                                                                 | CYM1623         |      | Units |
|------------------|--------------------------------------|-----------------------------------------------------------------------------------------------------------------|-----------------|------|-------|
|                  |                                      |                                                                                                                 | Min.            | Max. |       |
| $V_{DR}$         | $V_{CC}$ for Retention Data          | $V_{CC} = 2.0V$ ,<br>$\overline{CS} \geq V_{CC} - 0.2V$<br>$V_{IN} \geq V_{CC} - 0.2V$<br>or $V_{IN} \leq 0.2V$ | 2.0             |      | V     |
| $I_{CCDR}$       | Data Retention Current               |                                                                                                                 |                 | 250  | mA    |
| $t_{CDR}^{[13]}$ | Chip Deselect to Data Retention Time |                                                                                                                 | 0               |      | ns    |
| $t_R^{[13]}$     | Operation Recovery Time              |                                                                                                                 | $t_{RC}^{[12]}$ |      | ns    |

**Notes:**

- 12.  $t_{RC}$  = Read Cycle Time.
- 13. Guaranteed, not tested.

- 14. If  $\overline{CS}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.


**Data Retention Waveform**




1623-7

**Switching Waveforms <sup>[10]</sup>**


Read Cycle No. 1 <sup>[8, 9]</sup>




1623-8

**Switching Waveforms (continued)**
**Read Cycle No. 2<sup>[8, 10]</sup>**


1623-9

**Write Cycle No. 1 ( $\overline{WE}$  Controlled)<sup>[7, 11]</sup>**


1623-10

**Write Cycle No. 2 ( $\overline{CS}$  Controlled)<sup>[7, 11, 14]</sup>**


1623-11

**Truth Table**

| $\overline{CS}$ | $\overline{UB}$ | $\overline{LB}$ | $\overline{OE}$ | $\overline{WE}$ | Input/Outputs            | Mode                |
|-----------------|-----------------|-----------------|-----------------|-----------------|--------------------------|---------------------|
| H               | X               | X               | X               | X               | High Z                   | Deselect/Power-Down |
| L               | H               | H               | X               | X               | High Z                   | Deselect/Power-Down |
| L               | L               | L               | L               | H               | Data Out <sub>0-15</sub> | Read                |
| L               | H               | L               | L               | H               | Data Out <sub>0-7</sub>  | Read Lower Byte     |
| L               | L               | H               | L               | H               | Data Out <sub>8-15</sub> | Read Upper Byte     |
| L               | L               | L               | X               | L               | Data In <sub>0-15</sub>  | Write               |
| L               | H               | L               | X               | L               | Data In <sub>0-7</sub>   | Write Lower Byte    |
| L               | L               | H               | X               | L               | Data In <sub>8-15</sub>  | Write Upper Byte    |
| L               | L               | L               | H               | H               | High Z                   | Deselect            |
| L               | H               | L               | H               | H               | High Z                   | Deselect            |
| L               | L               | H               | H               | H               | High Z                   | Deselect            |

Document #: 38-M-00011-A

**Ordering Information**

| Speed | Ordering Code   | Package Type | Operating Range |
|-------|-----------------|--------------|-----------------|
| 70    | CYM1623HD-70C   | HD03         | Commercial      |
|       | CYM1623LHD-70C  | HD03         |                 |
| 85    | CYM1623HD-85C   | HD03         | Commercial      |
|       | CYM1623LHD-85C  | HD03         |                 |
| 100   | CYM1623HD-100C  | HD03         | Commercial      |
|       | CYM1623LHD-100C | HD03         |                 |