

MITSUBISHI MICROCOMPUTERS

**M37702M4AXXFP, M37702M4BXXFP**  
**M37702S4AFP, M37702S4BFP**

M37702M4-XXFP and M37702S4FP are respectively unified into M37702M4AXXFP and M37702S4AFP.

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**DESCRIPTION**

The M37702M4AXXFP is a single-chip microcomputer designed with high-performance CMOS silicon gate technology. This is housed in a 80-pin plastic molded QFP. This single-chip microcomputer has a large 16M bytes address space, three instruction queue buffers, and two data buffers for high-speed instruction execution. The CPU is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. This microcomputer is suitable for office, business and industrial equipment controller that require high-speed processing of large data.

The differences between M37702M4AXXFP, M37702M4BXXFP, M37702S4AFP and M37702S4BFP are the ROM size and the external clock input frequency as shown below. Therefore, the following descriptions will be for the M37702M4AXXFP unless otherwise noted.

Type name	ROM size	External clock input frequency
M37702M4AXXFP	32K bytes	16MHz
M37702M4BXXFP	32K bytes	25MHz
M37702S4AFP	External	16MHz
M37702S4BFP	External	25MHz

The M37702M4AXXFP has the same functions as the M37702M2AXXFP except for the memory size.

**FEATURES**

- Number of basic instructions..... 103
- Memory size ROM ..... 32K bytes  
RAM ..... 2048 bytes
- Instruction execution time  
M37702M4AXXFP, M37702S4AFP  
(The fastest instruction at 16 MHz frequency)..... 250ns  
M37702M4BXXFP, M37702S4BFP  
(The fastest instruction at 25 MHz frequency)..... 160ns
- Single power supply ..... 5V±10%
- Low power dissipation (at 16 MHz frequency)  
..... 60mW (Typ.)
- Interrupts ..... 19 types 7 levels
- Multiple function 16-bit timer ..... 5+3
- UART (may also be synchronous) ..... 2
- 8-bit A-D converter ..... 8-channel inputs
- 12-bit watchdog timer
- Programmable input/output  
(ports P0, P1, P2, P3, P4, P5, P6, P7, P8) ..... 68

**APPLICATION**

Control devices for office equipment such as copiers, printers, typewriters, facsimiles, word processors and personal computers

Control devices for industrial equipment such as ME, NC, communication, and measuring instruments

**NOTE**

Refer to "Chapter 5 PRECAUTIONS" when using this microcomputer.

The M37702M4AXXFP and M37702S4AFP satisfy the timing requirements and the switching characteristics of the former M37702M4-XXFP and M37702S4FP.


6249828 0026229 614



**MITSUBISHI MICROCOMPUTERS**  
**M37702M4AXXFP, M37702M4BXXFP**  
**M37702S4AFP, M37702S4BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**PIN CONFIGURATION (TOP VIEW)**




**Outline 80P6N-A**

\*: Used in the evaluation chip mode only

6249828 0026230 336

**MITSUBISHI MICROCOMPUTERS**  
**M37702M4AXXFP, M37702M4BXXFP**  
**M37702S4AFP, M37702S4BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**



6249828 0026231 272



**MITSUBISHI MICROCOMPUTERS**  
**M37702M4AXXFP, M37702M4BXXFP**  
**M37702S4AFP, M37702S4BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**FUNCTIONS OF M37702M4AXXFP**

Parameter	Functions	
Number of basic instructions	103	
Instruction execution time	M37702M4AXXFP, M37702S4AFP	250ns (the fastest instruction at external clock 16MHz frequency)
	M37702M4BXXFP, M37702S4BFP	160ns (the fastest instruction at external clock 25MHz frequency)
Memory size	ROM	32K bytes
	RAM	2048 bytes
Input/Output ports	P0~P2, P4~P8	8-bitX 8
	P3	4-bitX 1
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bitX 5
	TB0, TB1, TB2	16-bitX 3
Serial I/O	(UART or clock synchronous serial I/O)X2	
A-D converter	8-bitX 1 (8 channels)	
Watchdog timer	12-bitX 1	
Interrupts	3 external types, 16 internal types (Each interrupt can be set the priority levels to 0 ~ 7.)	
Clock generating circuit	Built-in(externally connected to a ceramic resonator or quartz crystal resonator)	
Supply voltage	5V±10%	
Power dissipation	60mW(at external clock 16MHz frequency)	
Input/Output characteristic	Input/Output voltage	5V
	Output current	5mA
Memory expansion	Maximum 16M bytes	
Operating temperature range	-20~85°C	
Device structure	CMOS high-performance silicon gate process	
Package	80-pin plastic molded QFP	

■ 6249828 0026232 109 ■



**MITSUBISHI MICROCOMPUTERS**  
**M37702M4AXXFP, M37702M4BXXFP**  
**M37702S4AFP, M37702S4BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**PIN DESCRIPTION**

Pin	Name	Input/Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Power supply		Supply 5 V±10% to V <sub>CC</sub> and 0 V to V <sub>SS</sub> .
CNV <sub>SS</sub>	CNV <sub>SS</sub> input	Input	This pin controls the processor mode. Connect to V <sub>SS</sub> for single-chip mode, and to V <sub>CC</sub> for external ROM types.
RESET	Reset input	Input	To enter the reset state, this pin must be kept at a "L" condition which should be maintained for the required time.
X <sub>IN</sub>	Clock input	Input	These are I/O pins of internal clock generating circuit. Connect a ceramic or quartz crystal resonator between X <sub>IN</sub> and X <sub>OUT</sub> . When an external clock is used, the clock source should be connected to the X <sub>IN</sub> pin and the X <sub>OUT</sub> pin should be left open.
X <sub>OUT</sub>	Clock output	Output	
$\bar{E}$	Enable output	Output	Data or instruction read and data write are performed when output from this pin is "L".
BYTE	Bus width selection input	Input	In memory expansion mode or microprocessor mode, this pin determines whether the external data bus is 8-bit width or 16-bit width. The width is 16 bits when "L" signal inputs and 8 bits when "H" signal inputs.
AV <sub>CC</sub> AV <sub>SS</sub>	Analog supply input		Power supply for the A-D converter. Connect AV <sub>CC</sub> to V <sub>CC</sub> and AV <sub>SS</sub> to V <sub>SS</sub> externally.
V <sub>REF</sub>	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P0 <sub>0</sub> ~P0 <sub>7</sub>	I/O port P0	I/O	In single-chip mode, port P0 becomes an 8-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in input mode when reset. Address(A <sub>7</sub> ~A <sub>0</sub> ) is output in memory expansion mode or microprocessor mode.
P1 <sub>0</sub> ~P1 <sub>7</sub>	I/O port P1	I/O	In single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in memory expansion mode or microprocessor mode and external data bus is 16-bit width, high-order data (D <sub>15</sub> ~D <sub>8</sub> ) is input or output when $\bar{E}$ output is "L" and an address (A <sub>15</sub> ~A <sub>8</sub> ) is output when $\bar{E}$ output is "H". If the BYTE pin is "H" that is an external data bus is 8-bit width, only address(A <sub>15</sub> ~A <sub>8</sub> ) is output.
P2 <sub>0</sub> ~P2 <sub>7</sub>	I/O port P2	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode low-order data(D <sub>7</sub> ~D <sub>0</sub> ) is input or output when $\bar{E}$ output is "L" and an address(A <sub>23</sub> ~A <sub>16</sub> ) is output when $\bar{E}$ output is "H".
P3 <sub>0</sub> ~P3 <sub>3</sub>	I/O port P3	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, R/W, BHE, ALE, and HLDA signals are output.
P4 <sub>0</sub> ~P4 <sub>7</sub>	I/O port P4	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, P4 <sub>0</sub> and P4 <sub>1</sub> become $\overline{HOLD}$ and $\overline{RDY}$ input pin respectively. Functions of other pins are the same as in single-chip mode. In single-chip mode or memory expansion mode, port P4 <sub>2</sub> can be programmed for $\phi_1$ output pin divided the clock to X <sub>IN</sub> pin by 2. In microprocessor mode, P4 <sub>2</sub> always has the function as $\phi_1$ output pin.
P5 <sub>0</sub> ~P5 <sub>7</sub>	I/O port P5	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A0, timer A1, timer A2 and timer A3.
P6 <sub>0</sub> ~P6 <sub>7</sub>	I/O port P6	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A4, external interrupt input INT <sub>0</sub> , INT <sub>1</sub> and INT <sub>2</sub> pins, and input pins for timer B0, timer B1 and timer B2.
P7 <sub>0</sub> ~P7 <sub>7</sub>	I/O port P7	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as analog input AN <sub>0</sub> ~AN <sub>7</sub> input pins. P7 <sub>7</sub> also has an A-D conversion trigger input function.
P8 <sub>0</sub> ~P8 <sub>7</sub>	I/O port P8	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as RxD, TxD, CLK, CTS/RTS pins for UART 0 and UART 1.

6249828 0026233 045

**MITSUBISHI MICROCOMPUTERS**  
**M37702M4AXXFP, M37702M4BXXFP**  
**M37702S4AFP, M37702S4BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**BASIC FUNCTION BLOCKS**

The M37702M4AXXFP has the same functions as the M37702M2AXXFP except for the following.

- (1) The ROM size is 32K bytes.
- (2) The RAM size is 2048 bytes.

Therefore, refer to the section on the M37702M2AXXFP.

**MEMORY**

The memory map is shown in Figure 1.

**ADDRESSING MODES**

The M37702M4AXXFP has 28 powerful addressing modes. Refer to the 7700 Family addressing mode description for the details of each addressing mode.

**MACHINE INSTRUCTION LIST**

The M37702M4AXXFP has 103 machine instructions. Refer to the 7700 Family machine instruction list for details.

**DATA REQUIRED FOR MASK ORDERING**

Please send the following data for mask orders.

- (1) Mask ROM order confirmation form
- (2) 80P6N mark specification form
- (3) ROM data (EPROM 3 sets)




Fig. 1 Memory map

**MITSUBISHI MICROCOMPUTERS**  
**M37702M4AXXFP, M37702M4BXXFP**  
**M37702S4AFP, M37702S4BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.3~7	V
$AV_{CC}$	Analog supply voltage		-0.3~7	V
$V_I$	Input voltage RESET, $CNV_{SS}$ , BYTE		-0.3~12	V
$V_I$	Input voltage $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0\sim P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$ , $V_{REF}$ , $X_{IN}$		-0.3~ $V_{CC}+0.3$	V
$V_O$	Output voltage $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0\sim P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$ , $X_{OUT}$ , $\bar{E}$		-0.3~ $V_{CC}+0.3$	V
$P_d$	Power dissipation	$T_a=25^\circ C$	300	mW
$T_{opr}$	Operating temperature		-20~85	$^\circ C$
$T_{stg}$	Storage temperature		-40~150	$^\circ C$

**RECOMMENDED OPERATING CONDITIONS** ( $V_{CC}=5V\pm 10\%$ ,  $T_a=-20\sim 85^\circ C$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$AV_{CC}$	Analog supply voltage		$V_{CC}$		V
$V_{SS}$	Supply voltage		0		V
$AV_{SS}$	Analog supply voltage		0		V
$V_{IH}$	High-level input voltage $P0_0\sim P0_7$ , $P3_0\sim P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$ , $X_{IN}$ , RESET, $CNV_{SS}$ , BYTE	0.8 $V_{CC}$		$V_{CC}$	V
$V_{IH}$	High-level input voltage $P1_0\sim P1_7$ , $P2_0\sim P2_7$ (in single-chip mode)	0.8 $V_{CC}$		$V_{CC}$	V
$V_{IH}$	High-level input voltage $P1_0\sim P1_7$ , $P2_0\sim P2_7$ (in memory expansion mode and microprocessor mode)	0.5 $V_{CC}$		$V_{CC}$	V
$V_{IL}$	Low-level input voltage $P0_0\sim P0_7$ , $P3_0\sim P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$ , $X_{IN}$ , RESET, $CNV_{SS}$ , BYTE	0		0.2 $V_{CC}$	V
$V_{IL}$	Low-level input voltage $P1_0\sim P1_7$ , $P2_0\sim P2_7$ (in single-chip mode)	0		0.2 $V_{CC}$	V
$V_{IL}$	Low-level input voltage $P1_0\sim P1_7$ , $P2_0\sim P2_7$ (in memory expansion mode and microprocessor mode)	0		0.16 $V_{CC}$	V
$I_{OH(peak)}$	High-level peak output current $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0\sim P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$			-10	mA
$I_{OH(avg)}$	High-level average output current $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0\sim P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$			-5	mA
$I_{OL(peak)}$	Low-level peak output current $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0\sim P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$			10	mA
$I_{OL(avg)}$	Low-level average output current $P0_0\sim P0_7$ , $P1_0\sim P1_7$ , $P2_0\sim P2_7$ , $P3_0\sim P3_3$ , $P4_0\sim P4_7$ , $P5_0\sim P5_7$ , $P6_0\sim P6_7$ , $P7_0\sim P7_7$ , $P8_0\sim P8_7$			5	mA
$f(X_{IN})$	External clock frequency input			16 25	MHz

- Note 1. Average output current is the average value of a 100ms interval.  
 2. The sum of  $I_{OL(peak)}$  for ports P0, P1, P2, P3, and P8 must be 80mA or less,  
 the sum of  $I_{OH(peak)}$  for ports P0, P1, P2, P3, and P8 must be 80mA or less,  
 the sum of  $I_{OL(peak)}$  for ports P4, P5, P6, and P7 must be 80mA or less, and  
 the sum of  $I_{OH(peak)}$  for ports P4, P5, P6, and P7 must be 80mA or less.

6249828 0026235 918



**MITSUBISHI MICROCOMPUTERS**  
**M37702M4AXXFP, M37702M4BXXFP**  
**M37702S4AFP, M37702S4BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**M37702M4AXXFP**

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=16MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
$V_{OH}$	High-level output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub> , P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P6 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub>	$I_{OH}=-10mA$	3			V	
$V_{OH}$	High-level output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub> , P3 <sub>3</sub>	$I_{OH}=-400\mu A$	4.7			V	
$V_{OH}$	High-level output voltage P3 <sub>2</sub>	$I_{OH}=-10mA$	3.1			V	
		$I_{OH}=-400\mu A$	4.8				
$V_{OH}$	High-level output voltage $\bar{E}$	$I_{OH}=-10mA$	3.4			V	
		$I_{OH}=-400\mu A$	4.8				
$V_{OL}$	Low-level output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub> , P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub>	$I_{OL}=10mA$			2	V	
$V_{OL}$	Low-level output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub> , P3 <sub>3</sub>	$I_{OL}=2mA$			0.45	V	
$V_{OL}$	Low-level output voltage P3 <sub>2</sub>	$I_{OL}=10mA$			1.9	V	
		$I_{OL}=2mA$			0.43		
$V_{OL}$	Low-level output voltage $\bar{E}$	$I_{OL}=10mA$			1.6	V	
		$I_{OL}=2mA$			0.4		
$V_{T+}-V_{T-}$	Hysteresis HOLD, RDY, TA0 <sub>IN</sub> ~TA4 <sub>IN</sub> , TB0 <sub>IN</sub> ~TB2 <sub>IN</sub> , INT0~INT2, AD <sub>TRG</sub> , CTS0, CTS1, CLK0, CLK1		0.4		1	V	
$V_{T+}-V_{T-}$	Hysteresis RESET		0.2		0.5	V	
$V_{T+}-V_{T-}$	Hysteresis X <sub>IN</sub>		0.1		0.3	V	
$I_{IH}$	High-level input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	$V_I=5V$			5	$\mu A$	
$I_{IL}$	Low-level input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	$V_I=0V$			-5	$\mu A$	
$V_{RAM}$	RAM hold voltage	When clock is stopped.	2			V	
$I_{CC}$	Power supply current	In single-chip mode output only pin is open and other pins are V <sub>SS</sub> during reset.	$f(X_{IN})=16MHz$ , square waveform $T_a=25^\circ C$ when clock is stopped.		12	24	mA
						1	
							20

**A-D CONVERTER CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=16MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Absolute accuracy	$V_{REF}=V_{CC}$			$\pm 3$	LSB
$R_{LADDER}$	Ladder resistance	$V_{REF}=V_{CC}$	2		10	k $\Omega$
$t_{CONV}$	Conversion time		14.25			$\mu s$
$V_{REF}$	Reference voltage		2		$V_{CC}$	V
$V_{IA}$	Analog Input voltage		0		$V_{REF}$	V

6249828 0026236 854



**MITSUBISHI MICROCOMPUTERS**  
**M37702M4AXXFP, M37702M4BXXFP**  
**M37702S4AFP, M37702S4BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**M37702M4BXXFP**

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=25MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$V_{OH}$	High-level output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub> , P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub>	$I_{OH}=-10mA$	3			V
$V_{OH}$	High-level output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub> , P3 <sub>3</sub>	$I_{OH}=-400\mu A$	4.7			V
$V_{OH}$	High-level output voltage P3 <sub>2</sub>	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.1 4.8			V
$V_{OH}$	High-level output voltage $\bar{E}$	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.4 4.8			V
$V_{OL}$	Low-level output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub> , P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub>	$I_{OL}=10mA$			2	V
$V_{OL}$	Low-level output voltage P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> , P3 <sub>1</sub> , P3 <sub>3</sub>	$I_{OL}=2mA$			0.45	V
$V_{OL}$	Low-level output voltage P3 <sub>2</sub>	$I_{OL}=10mA$ $I_{OL}=2mA$			1.9 0.43	V
$V_{OL}$	Low-level output voltage $\bar{E}$	$I_{OL}=10mA$ $I_{OL}=2mA$			1.6 0.4	V
$V_{T+}-V_{T-}$	Hysteresis $\overline{HOLD}$ , $\overline{RDY}$ , TA0 <sub>IN</sub> ~TA4 <sub>IN</sub> , TB0 <sub>IN</sub> ~TB2 <sub>IN</sub> , INT <sub>0</sub> ~INT <sub>2</sub> , AD <sub>TRG</sub> , CTS <sub>0</sub> , CTS <sub>1</sub> , CLK <sub>0</sub> , CLK <sub>1</sub>		0.4		1	V
$V_{T+}-V_{T-}$	Hysteresis RESET		0.2		0.5	V
$V_{T+}-V_{T-}$	Hysteresis X <sub>IN</sub>		0.1		0.3	V
$I_{IH}$	High-level input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	$V_i=5V$			5	$\mu A$
$I_{IL}$	Low-level input current P0 <sub>0</sub> ~P0 <sub>7</sub> , P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , P3 <sub>0</sub> ~P3 <sub>3</sub> , P4 <sub>0</sub> ~P4 <sub>7</sub> , P5 <sub>0</sub> ~P5 <sub>7</sub> , P6 <sub>0</sub> ~P6 <sub>7</sub> , P7 <sub>0</sub> ~P7 <sub>7</sub> , P8 <sub>0</sub> ~P8 <sub>7</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	$V_i=0V$			-5	$\mu A$
$V_{RAM}$	RAM hold voltage	When clock is stopped.	2			V
$I_{CC}$	Power supply current	In single-chip mode output only pin is open and other pins are V <sub>SS</sub> during reset.		19	38	mA
		$f(X_{IN})=25MHz$ , square waveform $T_a=25^\circ C$ when clock is stopped. $T_a=85^\circ C$ when clock is stopped.			1 20	$\mu A$

**A-D CONVERTER CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=25MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Absolute accuracy	$V_{REF}=V_{CC}$			$\pm 3$	LSB
$R_{LADDER}$	Ladder resistance	$V_{REF}=V_{CC}$	2		10	k $\Omega$
$t_{CONV}$	Conversion time		9.12			$\mu s$
$V_{REF}$	Reference voltage		2		$V_{CC}$	V
$V_{IA}$	Analog input voltage		0		$V_{REF}$	V

6249828 0026237 790

**MITSUBISHI MICROCOMPUTERS**  
**M37702M4AXXFP, M37702M4BXXFP**  
**M37702S4AFP, M37702S4BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**TIMING REQUIREMENTS** ( $V_{CC}=5V \pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ , unless otherwise noted)

**External clock input**

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_C$	External clock input cycle time	62		40		ns
$t_{W(H)}$	External clock input high-level pulse width	25		15		ns
$t_{W(L)}$	External clock input low-level pulse width	25		15		ns
$t_r$	External clock rise time		10		8	ns
$t_f$	External clock fall time		10		8	ns

**Single-chip mode**

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{SU}(P0D-E)$	Port P0 input setup time	100		60		ns
$t_{SU}(P1D-E)$	Port P1 input setup time	100		60		ns
$t_{SU}(P2D-E)$	Port P2 input setup time	100		60		ns
$t_{SU}(P3D-E)$	Port P3 input setup time	100		60		ns
$t_{SU}(P4D-E)$	Port P4 input setup time	100		60		ns
$t_{SU}(P5D-E)$	Port P5 input setup time	100		60		ns
$t_{SU}(P6D-E)$	Port P6 input setup time	100		60		ns
$t_{SU}(P7D-E)$	Port P7 input setup time	100		60		ns
$t_{SU}(P8D-E)$	Port P8 input setup time	100		60		ns
$t_{H}(E-P0D)$	Port P0 input hold time	0		0		ns
$t_{H}(E-P1D)$	Port P1 input hold time	0		0		ns
$t_{H}(E-P2D)$	Port P2 input hold time	0		0		ns
$t_{H}(E-P3D)$	Port P3 input hold time	0		0		ns
$t_{H}(E-P4D)$	Port P4 input hold time	0		0		ns
$t_{H}(E-P5D)$	Port P5 input hold time	0		0		ns
$t_{H}(E-P6D)$	Port P6 input hold time	0		0		ns
$t_{H}(E-P7D)$	Port P7 input hold time	0		0		ns
$t_{H}(E-P8D)$	Port P8 input hold time	0		0		ns

**Memory expansion mode and microprocessor mode**

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{SU}(P1D-E)$	Port P1 input setup time	45		30		ns
$t_{SU}(P2D-E)$	Port P2 input setup time	45		30		ns
$t_{SU}(RDY-\phi_1)$	RDY input setup time	60		55		ns
$t_{SU}(HOLD-\phi_1)$	HOLD input setup time	60		55		ns
$t_{H}(E-P1D)$	Port P1 input hold time	0		0		ns
$t_{H}(E-P2D)$	Port P2 input hold time	0		0		ns
$t_{H}(\phi_1-RDY)$	RDY input hold time	0		0		ns
$t_{H}(\phi_1-HOLD)$	HOLD input hold time	0		0		ns

6249828 0026238 627

**MITSUBISHI MICROCOMPUTERS**  
**M37702M4AXXFP, M37702M4BXXFP**  
**M37702S4AFP, M37702S4BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**Timer A input** (Count input in event counter mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(TA)}$	TA <sub>IN</sub> input cycle time	125		80		ns
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width	62		40		ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width	62		40		ns

**Timer A input** (Gating input in timer mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(TA)}$	TA <sub>IN</sub> input cycle time	500		320		ns
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width	250		160		ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width	250		160		ns

**Timer A input** (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(TA)}$	TA <sub>IN</sub> input cycle time	250		160		ns
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width	125		80		ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width	125		80		ns

**Timer A input** (External trigger input in pulse width modulation mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width	125		80		ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width	125		80		ns

**Timer A input** (Up-down input in event counter mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(UP)}$	TA <sub>OUT</sub> input cycle time	2500		2000		ns
$t_{W(UPH)}$	TA <sub>OUT</sub> input high-level pulse width	1250		1000		ns
$t_{W(UPL)}$	TA <sub>OUT</sub> input low-level pulse width	1250		1000		ns
$t_{SU(UP-TIN)}$	TA <sub>OUT</sub> input setup time	500		400		ns
$t_{H(TIN-UP)}$	TA <sub>OUT</sub> input hold time	500		400		ns

6249828 0026239 563

**MITSUBISHI MICROCOMPUTERS**  
**M37702M4AXXFP, M37702M4BXXFP**  
**M37702S4AFP, M37702S4BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**Timer B input** (Count input in event counter mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(TB)}$	TB <sub>IN</sub> input cycle time (one edge count)	125		80		ns
$t_{W(TBH)}$	TB <sub>IN</sub> input high-level pulse width (one edge count)	62		40		ns
$t_{W(TBL)}$	TB <sub>IN</sub> input low-level pulse width (one edge count)	62		40		ns
$t_{C(TB)}$	TB <sub>IN</sub> input cycle time (both edges count)	250		160		ns
$t_{W(TBH)}$	TB <sub>IN</sub> input high-level pulse width (both edges count)	125		80		ns
$t_{W(TBL)}$	TB <sub>IN</sub> input low-level pulse width (both edges count)	125		80		ns

**Timer B input** (Pulse period measurement mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(TB)}$	TB <sub>IN</sub> input cycle time	500		320		ns
$t_{W(TBH)}$	TB <sub>IN</sub> input high-level pulse width	250		160		ns
$t_{W(TBL)}$	TB <sub>IN</sub> input low-level pulse width	250		160		ns

**Timer B input** (Pulse width measurement mode)

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(TB)}$	TB <sub>IN</sub> input cycle time	500		320		ns
$t_{W(TBH)}$	TB <sub>IN</sub> input high-level pulse width	250		160		ns
$t_{W(TBL)}$	TB <sub>IN</sub> input low-level pulse width	250		160		ns

**A-D trigger input**

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(AD)}$	AD <sub>TRG</sub> input cycle time (minimum allowable trigger)	1000		1000		ns
$t_{W(ADL)}$	AD <sub>TRG</sub> input low-level pulse width	125		125		ns

**Serial I/O**

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{C(CLK)}$	CLK <sub>i</sub> input cycle time	250		200		ns
$t_{W(CLKH)}$	CLK <sub>i</sub> input high-level pulse width	125		100		ns
$t_{W(CLKL)}$	CLK <sub>i</sub> input low-level pulse width	125		100		ns
$t_{d(C-Q)}$	TxD <sub>i</sub> output delay time		90		80	ns
$t_{h(C-Q)}$	TxD <sub>i</sub> hold time	0		0		ns
$t_{SU(D-C)}$	RxD <sub>i</sub> input setup time	30		20		ns
$t_{h(C-D)}$	RxD <sub>i</sub> input hold time	90		90		ns

**External interrupt INT<sub>i</sub> input**

Symbol	Parameter	Limits				Unit
		16MHz		25MHz		
		Min.	Max.	Min.	Max.	
$t_{W(INH)}$	INT <sub>i</sub> input high-level pulse width	250		250		ns
$t_{W(INL)}$	INT <sub>i</sub> input low-level pulse width	250		250		ns

6249828 0026240 285

**MITSUBISHI MICROCOMPUTERS**  
**M37702M4AXXXFP, M37702M4BXXXFP**  
**M37702S4AFP, M37702S4BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**SWITCHING CHARACTERISTICS** ( $V_{CC}=5V\pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ , unless otherwise noted)

**Single-chip mode**

Symbol	Parameter	Test conditions	Limits				Unit
			16MHz		25MHz		
			Min.	Max.	Min.	Max.	
$t_{d(E-P0Q)}$	Port P0 data output delay time	Fig. 2		100		80	ns
$t_{d(E-P1Q)}$	Port P1 data output delay time			100		80	ns
$t_{d(E-P2Q)}$	Port P2 data output delay time			100		80	ns
$t_{d(E-P3Q)}$	Port P3 data output delay time			100		80	ns
$t_{d(E-P4Q)}$	Port P4 data output delay time			100		80	ns
$t_{d(E-P5Q)}$	Port P5 data output delay time			100		80	ns
$t_{d(E-P6Q)}$	Port P6 data output delay time			100		80	ns
$t_{d(E-P7Q)}$	Port P7 data output delay time			100		80	ns
$t_{d(E-P8Q)}$	Port P8 data output delay time			100		80	ns

**Memory expansion mode and microprocessor mode** (when wait bit = "1")

Symbol	Parameter	Test conditions	Limits				Unit
			16MHz		25MHz		
			Min.	Max.	Min.	Max.	
$t_{d(P0A-E)}$	Port P0 address output delay time	Fig. 2	30		12		ns
$t_{d(E-P1Q)}$	Port P1 data output delay time (BYTE="L")			70		45	ns
$t_{PXZ(E-P1Z)}$	Port P1 floating start delay time (BYTE="L")			5		5	ns
$t_{d(P1A-E)}$	Port P1 address output delay time		30		12		ns
$t_{d(P1A-ALE)}$	Port P1 address output delay time		24		5		ns
$t_{d(E-P2Q)}$	Port P2 data output delay time			70		45	ns
$t_{PXZ(E-P2Z)}$	Port P2 floating start delay time			5		5	ns
$t_{d(P2A-E)}$	Port P2 address output delay time		30		12		ns
$t_{d(P2A-ALE)}$	Port P2 address output delay time		24		5		ns
$t_{d(\phi_1-HLDA)}$	HLDA output delay time			50		50	ns
$t_{d(ALE-E)}$	ALE output delay time		4		4		ns
$t_{W(ALE)}$	ALE pulse width		35		22		ns
$t_{d(BHE-E)}$	BHE output delay time		30		20		ns
$t_{d(R/W-E)}$	R/W output delay time		30		20		ns
$t_{d(E-\phi_1)}$	$\phi_1$ output delay time		0	20	0	18	ns
$t_h(E-P0A)$	Port P0 address hold time		25		18		ns
$t_h(ALE-P1A)$	Port P1 address hold time (BYTE="L")		9		9		ns
$t_h(E-P1Q)$	Port P1 data hold time (BYTE="L")		25		18		ns
$t_{PZX(E-P1Z)}$	Port P1 floating release delay time (BYTE="L")		25		18		ns
$t_h(E-P1A)$	Port P1 address hold time (BYTE="H")		25		18		ns
$t_h(ALE-P2A)$	Port P2 address hold time		9		9		ns
$t_h(E-P2Q)$	Port P2 data hold time		25		18		ns
$t_{PZX(E-P2Z)}$	Port P2 floating release delay time		25		18		ns
$t_h(E-BHE)$	BHE hold time		18		18		ns
$t_h(E-R/W)$	R/W hold time		18		18		ns
$t_{W(EL)}$	$\bar{E}$ pulse width		95		50		ns

6249828 0026241 111



**MITSUBISHI MICROCOMPUTERS**  
**M37702M4AXXFP, M37702M4BXXFP**  
**M37702S4AFP, M37702S4BFP**

**SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**

**Memory expansion mode and microprocessor mode** (when wait bit = "0", and external memory area accessed)

Symbol	Parameter	Test conditions	Limits				Unit
			16MHz		25MHz		
			Min.	Max.	Min.	Max.	
$t_{d(P0A-E)}$	Port P0 address output delay time	Fig. 2	30		12		ns
$t_{d(E-P1Q)}$	Port P1 data output delay time (BYTE="L")			70		45	ns
$t_{PXZ(E-P1Z)}$	Port P1 floating start delay time (BYTE="L")			5		5	ns
$t_{d(P1A-E)}$	Port P1 address output delay time		30		12		ns
$t_{d(P1A-ALE)}$	Port P1 address output delay time		24		5		ns
$t_{d(E-P2Q)}$	Port P2 data output delay time			70		45	ns
$t_{PXZ(E-P2Z)}$	Port P2 floating start delay time			5		5	ns
$t_{d(P2A-E)}$	Port P2 address output delay time		30		12		ns
$t_{d(P2A-ALE)}$	Port P2 address output delay time		24		5		ns
$t_{d(\phi_1-HLDA)}$	HLDA output delay time			50		50	ns
$t_{d(ALE-E)}$	ALE output delay time			4		4	ns
$t_w(ALE)$	ALE pulse width		35		22		ns
$t_{d(BHE-E)}$	BHE output delay time		30		20		ns
$t_{d(R/W-E)}$	R/W output delay time		30		20		ns
$t_{d(E-\phi_1)}$	$\phi_1$ output delay time		0	20	0	18	ns
$t_h(E-P0A)$	Port P0 address hold time		25		18		ns
$t_h(ALE-P1A)$	Port P1 address hold time (BYTE="L")		9		9		ns
$t_h(E-P1Q)$	Port P1 data hold time (BYTE="L")		25		18		ns
$t_{PZX(E-P1Z)}$	Port P1 floating release delay time (BYTE="L")		25		18		ns
$t_h(E-P1A)$	Port P1 address hold time (BYTE="H")		25		18		ns
$t_h(ALE-P2A)$	Port P2 address hold time		9		9		ns
$t_h(E-P2Q)$	Port P2 data hold time		25		18		ns
$t_{PZX(E-P2Z)}$	Port P2 floating release delay time		25		18		ns
$t_h(E-BHE)$	BHE hold time		18		18		ns
$t_h(E-R/W)$	R/W hold time		18		18		ns
$t_w(EL)$	$\bar{E}$ pulse width		220		130		ns




Fig. 2 Testing circuit for ports P0~P8,  $\phi_1$