

**CMOS Logic MN4000B Series**

MN4007UB/MN4007UBS

6932852 PANASONIC INDL, ELECTRONIC

66C 04933 D T-43-21


**MN4007UB / MN4007UBS****Dual Complementary Pairs and Inverters****■ Description**

The MN4008UB/S are inverters in which a pair of the same 3-element N channel enhancement MOS FETs and 3-element P channel enhancement MOS FETs are incorporated in a package. One pair is the inverter and the other two are the complementary pair; source and drain are differently output.

The MN4007UB/S have been widely applied to inverters, pulse-shaping circuits, NAND (NOR) gates, linear amplifiers, clock gates, transmission gates, high fan-out buffers, etc.

The MN4007UB/S are equivalent to RCA CD4007UB.

P-1





14-Pin • Plastic DIL Package

P-2



14-Pin • Panafat Package (SO-14D)

**■ Segment Configuration****Pin Configuration****■ Maximum Ratings (Ta=25°C)**

Item	Symbol	Ratings	Unit
Supply Voltage	V <sub>DD</sub>	-0.5~+18	V
Input Voltage	V <sub>I</sub>	-0.5~V <sub>DD</sub> +0.5*	V
Output Voltage	V <sub>O</sub>	-0.5~V <sub>DD</sub> +0.5*	V
Peak Input · Output Current	±I <sub>I</sub>	max. 10	mA
Power Dissipation (per package)	P <sub>D</sub>	max. 400	mW
		Decrease up to 200mW rating at 8mW/°C	
Power Dissipation (per output terminal)	P <sub>D</sub>	max. 100	mW
Operating Ambient Temperature	T <sub>opr</sub>	-40~+85	°C
Storage Temperature	T <sub>stg</sub>	-65~+150	°C

\* V<sub>DD</sub> + 0.5V should be under 18V

## CMOS Logic MN4000B Series

MN4007UB/MN4007UBS

6932852 PANASONIC INDL, ELECTRONIC

66C 04934 D T-43-21


■ DC Characteristics ( $V_{SS}=0V$ )

Item	$V_{DD}$ (V)	Symbol	Conditions	Ta = -40°C		Ta = 25°C		Ta = 85°C		Unit
				min.	max.	min.	max.	min.	max.	
Quiescent Power Supply Current	5	$I_{DD}$	$V_I=V_{SS}$ or $V_{DD}$	—	1	—	1	—	7.5	$\mu A$
	10			—	2	—	2	—	15	
	15			—	4	—	4	—	30	
Output Voltage Low Level	5	$V_{OL}$	$V_I=V_{SS}$ or $V_{DD}$ $ I_O  < 1\mu A$	—	0.05	—	0.05	—	0.05	V
	10			—	0.05	—	0.05	—	0.05	
	15			—	0.05	—	0.05	—	0.05	
Output Voltage High Level	5	$V_{OH}$	$V_I=V_{SS}$ or $V_{DD}$ $ I_O  < 1\mu A$	4.95	—	4.95	—	4.95	—	V
	10			9.95	—	9.95	—	9.95	—	
	15			14.95	—	14.95	—	14.95	—	
Input Voltage Low Level	5	$V_{IL}$	$ I_O  < 1\mu A$	$V_O=0.5V$ or $4.5V$	—	1.5	—	1.5	—	V
	10			$V_O=1V$ or $9V$	—	3	—	3	—	
	15			$V_O=1.5V$ or $13.5V$	—	4	—	4	—	
Input Voltage High Level	5	$V_{IH}$	$ I_O  < 1\mu A$	$V_O=0.5V$ or $4.5V$	3.5	—	3.5	—	3.5	V
	10			$V_O=1V$ or $9V$	7	—	7	—	7	
	15			$V_O=1.5V$ or $13.5V$	11	—	11	—	11	
Output Current Low Level	5	$I_{OL}$	$V_O=0.4V$ , $V_I=0V$ or $5V$ $V_O=0.5V$ , $V_I=0V$ or $10V$ $V_O=1.5V$ , $V_I=0V$ or $15V$	0.52	—	0.44	—	0.36	—	mA
	10			1.3	—	1.1	—	0.9	—	
	15			3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_O=4.6V$ , $V_I=0V$ or $5V$ $V_O=9.5V$ , $V_I=0V$ or $10V$ $V_O=13.5V$ , $V_I=0V$ or $15V$	0.52	—	0.44	—	0.36	—	mA
	10			1.3	—	1.1	—	0.9	—	
	15			3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_O=2.5V$ , $V_I=0V$ or $5V$	1.7	—	1.4	—	1.1	—	mA
Input Leakage Current	15	$\pm I_I$	$V_I=0V$ or $15V$	—	0.3	—	0.3	—	1	$\mu A$

■ Switching Characteristics ( $T_a = 25^\circ C$ ,  $V_{SS}=0V$ ,  $C_L=50pF$ )

Item	$V_{DD}$ (V)	Symbol	min.	typ.	max.	Unit
Output Rise Time	5	$t_{TLH}$	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Output Fall Time	5	$t_{THL}$	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Propagation Delay Time $Gn \rightarrow D_N; D_P$ (H $\rightarrow$ L)	5	$t_{PHL}$	—	40	120	ns
	10		—	20	60	
	15		—	15	45	
Propagation Delay Time $Gn \rightarrow D_N; D_P$ (L $\rightarrow$ H)	5	$t_{PLH}$	—	40	120	ns
	10		—	20	60	
	15		—	15	45	
Input Capacitance		$C_I$	—	—	7.5	pF

## 1. Switching Time Test Circuit



## 2. Waveforms

