

## Section 13 Electrical Specifications

### 13.1 Absolute Maximum Ratings

Table 13-1 gives the absolute maximum ratings for the H8/3614 Series.

**Table 13-1 Absolute Maximum Ratings (Provisional Values)**

Item	Symbol	Rating	Unit	Notes
Supply voltage	$V_{CC}$	-0.3 to +7.0	V	1, 2
Programming voltage	$V_{PP}$	-0.3 to +14.0	V	1, 2, 3
Analog supply voltage	$AV_{CC}$	-0.3 to +7.0	V	1, 2
Analog input voltage	$AV_{IN}$	-0.3 to $AV_{CC} + 0.3$	V	1, 2
Pin voltage	$V_T$	-0.3 to $V_{CC} + 0.3$	V	1, 2
Operating temperature	$T_{op}$	-20 to +75	°C	1, 2
Storage temperature	$T_{stg}$	-55 to +125	°C	1, 2

Notes: 1. Operation in excess of these absolute maximum ratings may result in permanent damage to the LSI. Normally the LSI should be operated within the conditions given under electrical characteristics on the following pages, so as to avoid malfunction and assure maximum reliability.

2. All voltages are based on  $V_{SS}$  as a reference voltage.

3. Applies to the ZTAT™ version.

## 13.2 HD6473614 Electrical Characteristics

### 13.2.1 HD6473614 DC Characteristics

Table 13-2 gives the allowable current values of the HD6473614. Table 13-3 gives the DC characteristics.

**Table 13-2 Allowable Output Current Values**

Conditions:  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Rating	Unit	Notes
Allowable input current (into LSI)	$I_O$	2	mA	1, 2
Allowable output current (from LSI)	$-I_O$	2	mA	2, 3
Allowable output current (from LSI)	$-I_O$	20	mA	3, 4
Total allowable input current (into LSI)	$\Sigma I_O$	50	mA	5
Total allowable output current (from LSI)	$-\Sigma I_O$	150	mA	6

- Notes:
1. Allowable input current means the maximum current that can flow from each I/O pin to  $V_{SS}$ .
  2. Applies to standard pins.
  3. Allowable output current means the maximum current that can flow from  $V_{CC}$  to each I/O pin.
  4. Applies to PMOS open-drain pins.
  5. Total allowable input current means the sum of current that can flow at one time from all I/O pins to  $V_{SS}$ .
  6. Total allowable output current means the sum of current that can flow from  $V_{CC}$  to all I/O pins.

**Table 13-3 DC Characteristics**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
Input high voltage	$V_{IH}$	RES		$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	
		$\overline{IRQ}_0$ to $\overline{IRQ}_5$ SCK <sub>1</sub> , SCK <sub>2</sub> SI <sub>1</sub> , SI <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V incl. subactive mode	$0.9 V_{CC}$	—	$V_{CC} + 0.3$	V	
		EVENT, UD	$V_{CC} = 2.7$ to $5.5$ V incl. subactive mode	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	
		OSC <sub>1</sub>		$V_{CC} - 0.5$	—	$V_{CC} + 0.3$	V	
			$V_{CC} = 2.7$ to $5.5$ V incl. subactive mode	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V	
		P0 <sub>0</sub> to P0 <sub>7</sub> P1 <sub>0</sub> to P1 <sub>7</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 2.7$ to $5.5$ V incl. subactive mode	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	
Input low voltage	$V_{IL}$	P4 <sub>0</sub> to P4 <sub>5</sub>	$V_{CC} = 2.7$ to $5.5$ V incl. subactive mode	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	
		RES		-0.3	—	$0.2 V_{CC}$	V	
		SCK <sub>1</sub> , SCK <sub>2</sub> $\overline{IRQ}_0$ to $\overline{IRQ}_5$ SI <sub>1</sub> , SI <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V incl. subactive mode	-0.3	—	$0.1 V_{CC}$	V	
		EVENT, UD	$V_{CC} = 2.7$ to $5.5$ V incl. subactive mode	-0.3	—	$0.3 V_{CC}$	V	
		OSC <sub>1</sub>		-0.3	—	0.5	V	
			$V_{CC} = 2.7$ to $5.5$ V incl. subactive mode	-0.3	—	0.3	V	
		P0 <sub>1</sub> to P0 <sub>7</sub> P1 <sub>0</sub> to P1 <sub>7</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 2.7$ to $5.5$ V incl. subactive mode	-0.3	—	$0.3 V_{CC}$	V	
		P4 <sub>0</sub> to P4 <sub>5</sub>	$V_{CC} = 2.7$ to $5.5$ V incl. subactive mode	-0.3	—	$0.3 V_{CC}$	V	

Note: Connect the TEST pin to  $V_{SS}$ .

**Table 13-3 DC Characteristics (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
Output high voltage	$V_{OH}$	P1 <sub>0</sub> to P1 <sub>5</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PWM	$-I_{OH} = 1.0$ mA	$V_{CC} - 1.0$	—	—	V	
		SO <sub>1</sub> , SO <sub>2</sub> SCK <sub>1</sub> , SCK <sub>2</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 2.7$ to $5.5$ V $-I_{OH} = 0.3$ mA	$V_{CC} - 0.5$	—	—		
		P4 <sub>0</sub> to P4 <sub>5</sub>	$-I_{OH} = 15$ mA	$V_{CC} - 3.0$	—	—	V	
			$-I_{OH} = 10$ mA	$V_{CC} - 2.0$	—	—		
			$-I_{OH} = 4$ mA	$V_{CC} - 1.0$	—	—		
		$V_{CC} = 2.7$ to $5.5$ V $-I_{OH} = 4$ mA	—	$V_{CC} - 1.0$	—	V	Reference value	
Output low voltage	$V_{OL}$	P1 <sub>0</sub> to P1 <sub>5</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PWM	$V_{CC} = 4.0$ to $5.5$ V $I_{OL} = 1.6$ mA	—	—	0.4	V	
		SO <sub>1</sub> , SO <sub>2</sub> SCK <sub>1</sub> , SCK <sub>2</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 2.7$ to $5.5$ V $I_{OL} = 0.5$ mA	—	0.4	—	V	Reference value
Input leakage current	$I_{IL}$	RES	$V_{IN} = 0$ to $V_{CC}$			40	$\mu\text{A}$	

**Table 13-3 DC Characteristics (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
I/O leakage current	$ I_{IL} $	TEST SCK <sub>1</sub> , SCK <sub>2</sub> SI <sub>1</sub> , SI <sub>2</sub> IRQ <sub>0</sub> to IRQ <sub>5</sub> EVENT, UD OSC <sub>1</sub> P0 <sub>0</sub> to P0 <sub>7</sub> P1 <sub>0</sub> to P1 <sub>6</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{IN} = 0$ to $V_{CC}$	—	—	1	$\mu\text{A}$	
		P4 <sub>0</sub> to P4 <sub>5</sub> P1 <sub>7</sub>	$V_{IN} = 0.0$ to $V_{CC}$	—	—	2	$\mu\text{A}$	
Input capacitance	$C_{IN}$	Input pins and I/O pins other than power source pin	$f = 1$ MHz, $V_{IN} = 0$ V $T_a = 25^\circ\text{C}$	—	—	20	pF	
		P1 <sub>6</sub> /EVENT		—	—	35		
		RES		—	—	70		

**Table 13-3 DC Characteristics (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
Current dissipation when CPU operating in active mode	$I_{OPE}$	$V_{CC}$	$V_{CC} = 5$ V, $f_{OSC} = 8$ MHz	—	17	—	mA	Reference value 1
			$V_{CC} = 5$ V, $f_{OSC} = 4$ MHz	—	9	—		
			$V_{CC} = 3$ V, $f_{OSC} = 4$ MHz	—	6	—		
Current dissipation during reset in active mode	$I_{RES}$	$V_{CC}$	$V_{CC} = 5$ V, $f_{OSC} = 8$ MHz	—	6	9	mA	1
			$V_{CC} = 5$ V, $f_{OSC} = 4$ MHz	—	3	5		
			$V_{CC} = 3$ V, $f_{OSC} = 4$ MHz	—	1.5	—		
Current dissipation in sleep mode	$I_{SLEEP}$	$V_{CC}$	$V_{CC} = 5$ V, $f_{OSC} = 8$ MHz	—	2.5	3.5	mA	1
			$V_{CC} = 5$ V, $f_{OSC} = 4$ MHz	—	1.5	2.0		
			$V_{CC} = 3$ V, $f_{OSC} = 4$ MHz	—	1.0	—		
Current dissipation in subactive mode	$I_{SUB}$	$V_{CC}$	$V_{CC} = 2.7$ V 32 kHz crystal oscillator used	—	6	20	$\mu\text{A}$	2
			$V_{CC} = 5.0$ V 32 kHz crystal oscillator used	—	11	—		
			$V_{CC} = 5.0$ V 32 kHz crystal oscillator used	—	16	—		
Current dissipation in watch mode	$I_{WATCH}$	$V_{CC}$	$V_{CC} = 2.7$ V 32 kHz crystal oscillator used	—	3.2	6	$\mu\text{A}$	2
			$V_{CC} = 5.0$ V 32 kHz crystal oscillator used	—	3.8	—		
			$V_{CC} = 5.0$ V 32 kHz crystal oscillator used	—	10	—		
Current dissipation in standby mode	$I_{STBY}$	$V_{CC}$	32 kHz crystal oscillator not used $X_1 = V_{CC}$	—	—	10	$\mu\text{A}$	2
				—	12	—		

**Table 13-3 DC Characteristics (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
RAM data retention voltage in standby mode	$V_{STBY}$	$V_{CC}$	32 kHz crystal oscillator not used $X_1 = V_{CC}$	2	—	—	V	

- Notes: 1. Does not include current flowing to output buffer.  
 2. Reference value when  $47\ \mu\text{F}$  bypass capacitor is connected between  $V_{CC}$  and  $V_{SS}$ .

### 13.2.2 HD6473614 AC Characteristics

Table 13-4 gives the control signal timing of the HD6473614. Table 13-5 gives the serial interface timing.

**Table 13-4 Control Signal Timing**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Reference Diagram
				Min	Typ	Max		
Clock pulse generator frequency	$f_{OSC}$	OSC <sub>1</sub> , OSC <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	2	—	8.4	MHz	
				2	—	4.2		
Clock cycle time	$t_{CYC}$	OSC <sub>1</sub> , OSC <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	119	—	500	ns	Figure 13-1
				238	—	500		
Instruction cycle time	$\emptyset$		$V_{CC} = 2.7$ to $5.5$ V	238	—	1000	ns	
				476	—	1000		
Subclock pulse generator frequency	$f_x$	X <sub>1</sub> , X <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	32.768	—	kHz	
Subclock cycle time	$t_{subcyc}$	X <sub>1</sub> , X <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	30.5	—	$\mu\text{s}$	
Subactive instruction cycle time	$\emptyset_{SUB}$		$V_{CC} = 2.7$ to $5.5$ V	—	244.14	—	$\mu\text{s}$	
Oscillator settling time (crystal oscillator)	$t_{rc}$	OSC <sub>1</sub> , OSC <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	40	ms	
				—	—	60		
Oscillator settling time (ceramic oscillator)	$t_{rc}$	OSC <sub>1</sub> , OSC <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	20	ms	
				—	—	40		
Oscillator settling time	$t_{rc}$	X <sub>1</sub> , X <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	2	s	
External clock pulse width (high)	$t_{CPH}$	OSC <sub>1</sub>	$V_{CC} = 2.7$ to $5.5$ V	40	—	—	ns	Figure 13-1
				100	—	—		
External clock pulse width (low)	$t_{CPL}$	OSC <sub>1</sub>	$V_{CC} = 2.7$ to $5.5$ V	40	—	—	ns	
				100	—	—		
External clock rise time	$t_{CPr}$	OSC <sub>1</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	20	ns	
				—	—	20		
External clock fall time	$t_{CpF}$	OSC <sub>1</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	20	ns	
				—	—	20		

**Table 13-4 Control Signal Timing (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Reference Diagram
				Min	Typ	Max		
RES pin pulse width (low)	$t_{REL}$	RES	$V_{CC} = 2.7$ to $5.5$ V	10	—	—	$\emptyset$	Figure 13-2
IRQ pin pulse width (high)	$t_{IH}$	$\overline{IRQ}_0$ to $\overline{IRQ}_5$	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$ $\emptyset_{SUB}$	Figure 13-3
IRQ pin pulse width (low)	$t_{IL}$	$\overline{IRQ}_0$ to $\overline{IRQ}_5$	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$ $\emptyset_{SUB}$	
EVENT pin pulse width (high)	$t_{EVH}$	EVENT	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$	Figure 13-4
EVENT pin pulse width (low)	$t_{EVL}$	EVENT	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$	
UD pin minimum change width	$t_{UDH}$ $t_{UDL}$	UD	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$	Figure 13-5

**Table 13-5 Serial Interface Timing**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Reference Diagram
				Min	Typ	Max		
Output transfer clock cycle time	$t_{scyc}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$	Figure 13-6
Output transfer clock pulse width (high)	$t_{SCKH}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	0.4	—	—	$t_{scyc}$	
Output transfer clock pulse width (low)	$t_{SCKL}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	0.4	—	—	$t_{scyc}$	
Output transfer clock rise time	$t_{SCKr}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	—	—	60	ns	
Output transfer clock fall time	$t_{SCKf}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	—	—	80	ns	
Input transfer clock cycle time	$t_{scyc}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	1	—	—	$\emptyset$	
Input transfer clock pulse width (high)	$t_{SCKH}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	0.4	—	—	$t_{scyc}$	

**Table 13-5 Serial Interface Timing (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Reference Diagram	
				Min	Typ	Max			
Input transfer clock pulse width (low)	$t_{SCKL}$	SCK <sub>1</sub> , SCK <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	0.4	—	—	$t_{scyc}$	Figure 13-6	
Input transfer clock rise time	$t_{SCKr}$	SCK <sub>1</sub> , SCK <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	60	ns		
				—	—	80			
Input transfer clock fall time	$t_{SCKf}$	SCK <sub>1</sub> , SCK <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	60	ns		
				—	—	80			
Serial output data delay time	$t_{dSO}$	SO <sub>1</sub> , SO <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	200	ns		
				—	—	350			
Serial input data setup time	$t_{sSI}$	SI <sub>1</sub> , SI <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	230	—	—	ns		
				470	—	—			
Serial input data hold time	$t_{hSI}$	SI <sub>1</sub> , SI <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	230	—	—	ns		
				470	—	—			
Transfer hold time	$t_{SCK2}$	SCK <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	When pin SCK <sub>2</sub> is input pin	0.2	—	40	$\mu\text{s}$	Figure 13-7
				When pin SCK <sub>2</sub> is input pin	0.4	—	40		
				When pin SCK <sub>2</sub> is output pin	—	—	1		
Transfer end acknowledge time	$t_{CS}$	$\overline{CS}$	$V_{CC} = 2.7$ to $5.5$ V	3	—	4	$\emptyset$		

### 13.2.3 HD6473614 A/D Converter Characteristics

Table 13-6 gives the HD6473614 A/D converter characteristics.

**Table 13-6 A/D Converter Characteristics**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
Analog supply voltage	$AV_{CC}$	$AV_{CC}$		$V_{CC} - 0.3$	$V_{CC}$	$V_{CC} + 0.3$	V	
Analog input voltage	$AV_{IN}$	$AN_0$ to $AN_7$		$AV_{SS}$	—	$AV_{CC}$	V	
Analog current	$AI_{CC}$	$AV_{CC}$	$AV_{CC} = 5$ V	—	—	200	$\mu\text{A}$	
	$AI_{STOP}$		Reset and power-down mode	—	—	10	$\mu\text{A}$	
Analog input capacitance	$C_{AIN}$	$AN_0$ to $AN_7$		—	—	30	pF	
Allowable signal source impedance	$R_{AIN}$	$AN_0$ to $AN_7$		—	—	10	k $\Omega$	
Resolution				—	—	8	Bit	
Absolute precision			$V_{CC} = AV_{CC} = 5$ V	—	—	$\pm 2.5$	LSB	Reference value
			$V_{CC} = AV_{CC} = 4.0$ to $5.5$ V	—	$\pm 2.5$	—		
Conversion time				31	15.5	14.8	$\mu\text{s}$	

### 13.3 HD6433613 and HD6433614 Electrical Characteristics

#### 13.3.1 HD6433613 and HD6433614 DC Characteristics

Table 13-7 gives the allowable current values of the HD6433613 and HD6433614. Table 13-8 gives the DC characteristics.

**Table 13-7 Allowable Output Current Values**

Conditions:  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Rating	Unit	Notes
Allowable input current (into LSI)	$I_O$	2	mA	1, 2
Allowable output current (from LSI)	$-I_O$	2	mA	2, 3
Allowable output current (from LSI)	$-I_O$	20	mA	3, 4
Total allowable input current (into LSI)	$\Sigma I_O$	50	mA	5
Total allowable output current (from LSI)	$-\Sigma I_O$	150	mA	6

- Notes:
1. Allowable input current means the maximum current that can flow from each I/O pin to  $V_{SS}$ .
  2. Applies to standard pins.
  3. Allowable output current means the maximum current that can flow from  $V_{CC}$  to each I/O pin.
  4. Applies to PMOS open-drain pins.
  5. Total allowable input current means the sum of current that can flow at one time from all I/O pins to  $V_{SS}$ .
  6. Total allowable output current means the sum of current that can flow from  $V_{CC}$  to all I/O pins.

**Table 13-8 DC Characteristics**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
Input high voltage	$V_{IH}$	RES		$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	
		$\overline{IRQ}_0$ to $\overline{IRQ}_5$ SCK <sub>1</sub> , SCK <sub>2</sub> SI <sub>1</sub> , SI <sub>2</sub>	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	$0.9 V_{CC}$	—	$V_{CC} + 0.3$	V	
		$\overline{EVENT}$ , UD	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	
		OSC <sub>1</sub>		$V_{CC} - 0.5$	—	$V_{CC} + 0.3$	V	
			$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V	
		P0 <sub>0</sub> to P0 <sub>7</sub> P1 <sub>0</sub> to P1 <sub>6</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	
		P4 <sub>0</sub> to P4 <sub>5</sub> P1 <sub>7</sub>	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	
Input low voltage	$V_{IL}$	RES		-0.3	—	$0.2 V_{CC}$	V	
		$\overline{IRQ}_0$ to $\overline{IRQ}_5$ SCK <sub>1</sub> , SCK <sub>2</sub> SI <sub>1</sub> , SI <sub>2</sub>	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	-0.3	—	$0.1 V_{CC}$	V	
		$\overline{EVENT}$ , UD	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	-0.3	—	$0.3 V_{CC}$	V	
		OSC <sub>1</sub>		-0.3	—	0.5	V	
			$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	-0.3	—	0.3	V	
		P0 <sub>0</sub> to P0 <sub>7</sub> P1 <sub>0</sub> to P1 <sub>6</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	-0.3	—	$0.3 V_{CC}$	V	
		P4 <sub>0</sub> to P4 <sub>5</sub> P1 <sub>7</sub>	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	-0.3	—	$0.3 V_{CC}$	V	

Note: Connect the TEST pin to  $V_{SS}$ .

**Table 13-8 DC Characteristics (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
Output high voltage	$V_{OH}$	P1 <sub>0</sub> to P1 <sub>5</sub> P2 <sub>0</sub> to P2 <sub>7</sub>	$-I_{OH} = 1.0$ mA	$V_{CC} - 1.0$	—	—	V	
		P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub>	$-I_{OH} = 0.5$ mA	$V_{CC} - 0.5$	—	—		
		PWM SO <sub>1</sub> , SO <sub>2</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 2.7$ to $5.5$ V $-I_{OH} = 0.3$ mA	$V_{CC} - 0.5$	—	—		
		P4 <sub>0</sub> to P4 <sub>5</sub>	$-I_{OH} = 15$ mA	$V_{CC} - 3.0$	—	—	V	
			$-I_{OH} = 10$ mA	$V_{CC} - 2.0$	—	—		
			$-I_{OH} = 4$ mA	$V_{CC} - 1.0$	—	—		
				$V_{CC} = 2.7$ to $5.5$ V $-I_{OH} = 4$ mA	—	$V_{CC} - 1.0$	—	V
Output low voltage	$V_{OL}$	P1 <sub>0</sub> to P1 <sub>5</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub>	$V_{CC} = 4.0$ to $5.5$ V $I_{OL} = 1.6$ mA	—	—	0.4	V	
		PWM SO <sub>1</sub> , SO <sub>2</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 2.7$ to $5.5$ V $I_{OL} = 0.5$ mA	—	0.4	—	V	Reference value
Input leakage current	$I_{IL}$	RES	Mask ROM version: $V_{IN} = 0$ to $V_{CC}$	—	—	1	$\mu\text{A}$	

**Table 13-8 DC Characteristics (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
I/O leakage current	$ I_{IL} $	TEST SCK <sub>1</sub> , SCK <sub>2</sub> SI <sub>1</sub> , SI <sub>2</sub> IRQ <sub>0</sub> to IRQ <sub>5</sub> EVENT, UD OSC <sub>1</sub> P0 <sub>0</sub> to P0 <sub>7</sub> P1 <sub>0</sub> to P1 <sub>6</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{IN} = 0$ to $V_{CC}$	—	—	1	$\mu\text{A}$	
		P4 <sub>0</sub> to P4 <sub>7</sub> P1 <sub>7</sub>	$V_{IN} = 0$ to $V_{CC}$	—	—	2	$\mu\text{A}$	
Pull-up MOS current	$-I_p$	P1 <sub>0</sub> to P1 <sub>6</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 5$ V, $V_{IN} = 0$ V	50	—	300	$\mu\text{A}$	Reference value
			$V_{CC} = 2.7$ V, $V_{IN} = 0$ V	—	25	—		
Input capacitance	$C_{IN}$	Input pins other than power source pin	$f = 1$ MHz, $V_{IN} = 0$ V $T_a = 25^\circ\text{C}$	—	—	15	$\text{pF}$	
		P1 <sub>7</sub>		—	—	30		

**Table 13-8 DC Characteristics (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
Current dissipation when CPU operating in active mode	$I_{OPE}$	$V_{CC}$	$V_{CC} = 5$ V, $f_{OSC} = 8$ MHz	—	15	—	mA	Reference value 1
			$V_{CC} = 5$ V, $f_{OSC} = 4$ MHz	—	8	—		
			$V_{CC} = 3$ V, $f_{OSC} = 4$ MHz	—	5	—		
Current dissipation during reset in active mode	$I_{RES}$	$V_{CC}$	$V_{CC} = 5$ V, $f_{OSC} = 8$ MHz	—	5	8	mA	1
			$V_{CC} = 5$ V, $f_{OSC} = 4$ MHz	—	2.5	4		
			$V_{CC} = 3$ V, $f_{OSC} = 4$ MHz	—	1.3	—		
Current dissipation in sleep mode	$I_{SLEEP}$	$V_{CC}$	$V_{CC} = 5$ V, $f_{OSC} = 8$ MHz	—	2	3	mA	1
			$V_{CC} = 5$ V, $f_{OSC} = 4$ MHz	—	1	1.5		
			$V_{CC} = 3$ V, $f_{OSC} = 4$ MHz	—	0.6	—		
Current dissipation in subactive mode	$I_{SUB}$	$V_{CC}$	$V_{CC} = 2.5$ V 32 kHz crystal oscillator used	—	5	20	$\mu\text{A}$	
				—	9	—		
			$V_{CC} = 5.0$ V 32 kHz crystal oscillator used	—	13	—	$\mu\text{A}$	Reference value
				—	20	—	$\mu\text{A}$	2
Current dissipation in watch mode	$I_{WATCH}$	$V_{CC}$	$V_{CC} = 2.5$ V 32 kHz crystal oscillator used	—	2.2	5	$\mu\text{A}$	
				—	2.8	—		
			$V_{CC} = 5.0$ V 32 kHz crystal oscillator used	—	6	—	$\mu\text{A}$	Reference value
				—	8	—	$\mu\text{A}$	2
Current dissipation in standby mode	$I_{STBY}$	$V_{CC}$	32 kHz crystal oscillator not used $X_1 = V_{CC}$	—	—	5	$\mu\text{A}$	

**Table 13-8 DC Characteristics (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
RAM data retention voltage in standby mode	$V_{STBY}$	$V_{CC}$	32 kHz crystal oscillator not used $X_1 = V_{CC}$	2	—	—	V	

- Notes: 1. Does not include current flowing to pull-up MOS or output buffer.  
 2. Reference value when 47  $\mu\text{F}$  bypass capacitor is connected between  $V_{CC}$  and  $V_{SS}$ .

### 13.3.2 HD6433613 and HD6433614 AC Characteristics

Table 13-9 gives the control signal timing of the HD6433613 and HD6433614. Table 13-10 gives the serial interface timing.

**Table 13-9 Control Signal Timing**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Reference Diagram
				Min	Typ	Max		
Clock pulse generator frequency	$f_{OSC}$	OSC <sub>1</sub> , OSC <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	2	—	8.4	MHz	
				2	—	4.2		
Clock cycle time	$t_{CYC}$	OSC <sub>1</sub> , OSC <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	119	—	500	ns	Figure 13-1
				238	—	500		
Instruction cycle time	$\phi$		$V_{CC} = 2.7$ to $5.5$ V	238	—	1000	ns	
				476	—	1000		
Subclock pulse generator frequency	$f_x$	X <sub>1</sub> , X <sub>2</sub>	$V_{CC} = 2.5$ to $5.5$ V	—	32.768	—	kHz	
Subclock cycle time	$t_{subcyc}$	X <sub>1</sub> , X <sub>2</sub>	$V_{CC} = 2.5$ to $5.5$ V	—	30.5	—	$\mu\text{s}$	
Subactive instruction cycle time	$\phi_{SUB}$		$V_{CC} = 2.5$ to $5.5$ V	—	244.14	—	$\mu\text{s}$	
Oscillator setting time (crystal oscillator)	$t_{rc}$	OSC <sub>1</sub> , OSC <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	40	ms	
				—	—	60		
Oscillator setting time (ceramic oscillator)	$t_{rc}$	OSC <sub>1</sub> , OSC <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	20	ms	
				—	—	40		
Oscillator settling time	$t_{rc}$	X <sub>1</sub> , X <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	2	s	
External clock pulse width (high)	$t_{CPH}$	OSC <sub>1</sub>	$V_{CC} = 2.7$ to $5.5$ V	40	—	—	ns	Figure 13-1
				100	—	—		
External clock pulse width (low)	$t_{CPL}$	OSC <sub>1</sub>	$V_{CC} = 2.7$ to $5.5$ V	40	—	—	ns	
				100	—	—		
External clock rise time	$t_{CPr}$	OSC <sub>1</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	20	ns	
				—	—	20		
External clock fall time	$t_{CPf}$	OSC <sub>1</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	20	ns	
				—	—	20		

**Table 13-9 Control Signal Timing (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Reference Diagram
				Min	Typ	Max		
RES pin pulse width (low)	$t_{REL}$	RES	$V_{CC} = 2.7$ to $5.5$ V	10	—	—	$\emptyset$	Figure 13-2
IRQ pin pulse width (high)	$t_{IH}$	$\overline{IRQ}_0$ to $\overline{IRQ}_5$	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$ $\emptyset_{SUB}$	Figure 13-3
IRQ pin pulse width (low)	$t_{IL}$	$\overline{IRQ}_0$ to $\overline{IRQ}_5$	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$ $\emptyset_{SUB}$	
EVENT pin pulse width (high)	$t_{EVH}$	$\overline{EVENT}$	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$	Figure 13-4
EVENT pin pulse width (low)	$t_{EVL}$	$\overline{EVENT}$	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$	
UD pin minimum change width	$t_{UDH}$ $t_{UDL}$	UD	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$	Figure 13-5

**Table 13-10 Serial Interface Timing**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Reference Diagram
				Min	Typ	Max		
Output transfer clock cycle timing	$t_{scyc}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$	Figure 13-6
Output transfer clock pulse width (high)	$t_{SCKH}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	0.4	—	—	$t_{scyc}$	
Output transfer clock pulse width (low)	$t_{SCKL}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	0.4	—	—	$t_{scyc}$	
Output transfer clock rise time	$t_{SCKr}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	—	—	60	ns	
Output transfer clock fall time	$t_{SCKf}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	—	—	80	ns	
Input transfer clock cycle timing	$t_{scyc}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	1	—	—	$\emptyset$	
Input transfer clock pulse width (high)	$t_{SCKH}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	0.4	—	—	$t_{scyc}$	

**Table 13-10 Serial Interface Timing (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Reference Diagram	
				Min	Typ	Max			
Input transfer clock pulse width (low)	$t_{SCKL}$	SCK <sub>1</sub> , SCK <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	0.4	—	—	$t_{scyc}$	Figure 13-6	
Input transfer clock rise time	$t_{SCKr}$	SCK <sub>1</sub> , SCK <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	60	ns		
				—	—	80			
Input transfer clock fall time	$t_{SCKf}$	SCK <sub>1</sub> , SCK <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	60	ns		
				—	—	80			
Serial output data delay time	$t_{dSO}$	SO <sub>1</sub> , SO <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	200	ns		
				—	—	350			
Serial input data setup time	$t_{sSI}$	SI <sub>1</sub> , SI <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	230	—	—	ns		
				470	—	—			
Serial input data hold time	$t_{hSI}$	SI <sub>1</sub> , SI <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	230	—	—	ns		
				470	—	—			
Transfer hold time	$t_{SCK2}$	SCK <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	When pin SCK <sub>2</sub> is input pin	0.2	—	40	$\mu\text{s}$	Figure 13-7
				When pin SCK <sub>2</sub> is input pin	0.4	—	40		
				When pin SCK <sub>2</sub> is output pin	—	—	1		
Transfer end acknowledge time	$t_{CS}$	$\overline{CS}$	$V_{CC} = 2.7$ to $5.5$ V	3	—	4	$\emptyset$		

### 13.3.3 HD6433613 and HD6433614 A/D Converter Characteristics

Table 13-11 gives the HD6433613 and HD6433614 A/D converter characteristics.

**Table 13-11 A/D Converter Characteristics**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
Analog supply voltage	$AV_{CC}$	$AV_{CC}$		$V_{CC} - 0.3$	$V_{CC}$	$V_{CC} + 0.3$	V	
Analog input voltage	$AV_{IN}$	$AN_0$ to $AN_7$		$AV_{SS}$	—	$AV_{CC}$	V	
Analog current	$AI_{CC}$	$AV_{CC}$	$AV_{CC} = 5$ V	—	—	200	$\mu\text{A}$	
	$AI_{STOP}$		Reset and power-down mode	—	—	10	$\mu\text{A}$	
Analog input capacitance	$C_{AIN}$	$AN_0$ to $AN_7$		—	—	30	pF	
Allowable signal source impedance	$R_{AIN}$	$AN_0$ to $AN_7$		—	—	10	k $\Omega$	
Resolution				—	—	8	Bit	
Absolute precision			$V_{CC} = AV_{CC} = 5$ V	—	—	$\pm 2.5$	LSB	
			$V_{CC} = AV_{CC} = 4.0$ to $5.5$ V	—	$\pm 2.5$	—		Reference value
Conversion time				31	15.5	14.8	$\mu\text{S}$	

## 13.4 HD6433612 Electrical Characteristics

### 13.4.1 HD6433612 DC Characteristics

Table 13-12 gives the allowable output current values of the HD6433612. Table 13-13 gives the DC characteristics.

**Table 13-12 Allowable Output Current Values**

Conditions:  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Rating	Unit	Notes
Allowable input current (into LSI)	$I_O$	2	mA	1, 2
Allowable output current (from LSI)	$-I_O$	2	mA	2, 3
Allowable output current (from LSI)	$-I_O$	20	mA	3, 4
Total allowable input current (into LSI)	$\Sigma I_O$	50	mA	5
Total allowable output current (from LSI)	$-\Sigma I_O$	150	mA	6

- Notes:
1. Allowable input current means the maximum current that can flow from each I/O pin to  $V_{SS}$ .
  2. Applies to standard pins.
  3. Allowable output current means the maximum current that can flow from  $V_{CC}$  to each I/O pin.
  4. Applies to PMOS open-drain pins.
  5. Total allowable input current means the sum of current that can flow at one time from all I/O pins to  $V_{SS}$ .
  6. Total allowable output current means the sum of current that can flow from  $V_{CC}$  to all I/O pins.

**Table 13-13 DC Characteristics**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
Input high voltage	$V_{IH}$	RES		$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	
		$\overline{IRQ}_0$ to $\overline{IRQ}_5$ SCK <sub>1</sub> , SCK <sub>2</sub> SI <sub>1</sub> , SI <sub>2</sub>	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	$0.9 V_{CC}$	—	$V_{CC} + 0.3$	V	
		EVENT, UD	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	
		OSC <sub>1</sub>		$V_{CC} - 0.5$	—	$V_{CC} + 0.3$	V	
			$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V	
		P0 <sub>0</sub> to P0 <sub>7</sub> P1 <sub>0</sub> to P1 <sub>6</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	
		P4 <sub>0</sub> to P4 <sub>5</sub> P1 <sub>7</sub>	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	
Input low voltage	$V_{IL}$	RES		-0.3	—	$0.2 V_{CC}$	V	
		$\overline{IRQ}_0$ to $\overline{IRQ}_5$ SCK <sub>1</sub> , SCK <sub>2</sub> SI <sub>1</sub> , SI <sub>2</sub>	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	-0.3	—	$0.1 V_{CC}$	V	
		EVENT, UD	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	-0.3	—	$0.3 V_{CC}$	V	
		OSC <sub>1</sub>		-0.3	—	0.5	V	
			$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	-0.3	—	0.3	V	
		P0 <sub>0</sub> to P0 <sub>7</sub> P1 <sub>0</sub> to P1 <sub>6</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	-0.3	—	$0.3 V_{CC}$	V	
		P4 <sub>0</sub> to P4 <sub>5</sub> P1 <sub>7</sub>	$V_{CC} = 2.5$ to $5.5$ V incl. subactive mode	-0.3	—	$0.3 V_{CC}$	V	

Note: Connect the TEST pin to  $V_{SS}$ .

**Table 13-13 DC Characteristics (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
Output high voltage	$V_{OH}$	P1 <sub>0</sub> to P1 <sub>5</sub> P2 <sub>0</sub> to P2 <sub>7</sub>	$-I_{OH} = 1.0$ mA	$V_{CC} - 1.0$	—	—	V	
		P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub>	$-I_{OH} = 0.5$ mA	$V_{CC} - 0.5$	—	—		
		SO <sub>1</sub> , SO <sub>2</sub> SCK <sub>1</sub> , SCK <sub>2</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 2.7$ to $5.5$ V $-I_{OH} = 0.3$ mA	$V_{CC} - 0.5$	—	—		
		P4 <sub>0</sub> to P4 <sub>5</sub>	$-I_{OH} = 15$ mA	$V_{CC} - 3.0$	—	—	V	
			$-I_{OH} = 10$ mA	$V_{CC} - 2.0$	—	—		
			$-I_{OH} = 4$ mA	$V_{CC} - 1.0$	—	—		
			$V_{CC} = 2.7$ to $5.5$ V $-I_{OH} = 4$ mA	—	$V_{CC} - 1.0$	—	V	Reference value
Output low voltage	$V_{OL}$	P1 <sub>0</sub> to P1 <sub>5</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub>	$V_{CC} = 4.0$ to $5.5$ V $I_{OL} = 1.6$ mA	—	—	0.4	V	
		SO <sub>1</sub> , SO <sub>2</sub> SCK <sub>1</sub> , SCK <sub>2</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 2.7$ to $5.5$ V $I_{OL} = 0.5$ mA	—	0.4	—	V	Reference value
Input leakage current	$I_{IL}$	RES	Mask ROM version: $V_{IN} = 0$ to $V_{CC}$	—	—	1	$\mu\text{A}$	

**Table 13-13 DC Characteristics (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
I/O leakage current	$ I_{IL} $	TEST SCK <sub>1</sub> , SCK <sub>2</sub> SI <sub>1</sub> , SI <sub>2</sub> IRQ <sub>0</sub> to IRQ <sub>5</sub> EVENT, UD OSC <sub>1</sub> P0 <sub>0</sub> to P0 <sub>7</sub> P1 <sub>0</sub> to P1 <sub>6</sub> P2 <sub>0</sub> to P2 <sub>7</sub> P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{IN} = 0.0$ to $V_{CC}$	—	—	1	$\mu\text{A}$	
		P4 <sub>0</sub> to P4 <sub>5</sub> P1 <sub>7</sub>	$V_{IN} = 0.0$ to $V_{CC}$	—	—	2	$\mu\text{A}$	
Pull-up MOS current	$-I_p$	P1 <sub>0</sub> to P1 <sub>6</sub> P2 <sub>0</sub> to P2 <sub>7</sub>	$V_{CC} = 5$ V, $V_{IN} = 0$ V	50	—	300	$\mu\text{A}$	
		P8 <sub>0</sub> to P8 <sub>7</sub> P9 <sub>0</sub> to P9 <sub>7</sub> PA <sub>0</sub> to PA <sub>7</sub>	$V_{CC} = 2.7$ V, $V_{IN} = 0$ V	—	25	—		Reference value
Input capacitance	$C_{IN}$	Input pins and I/O pins other than power source pin	$f = 1$ MHz, $V_{IN} = 0$ V $T_a = 25^\circ\text{C}$	—	—	15	pF	
		P1 <sub>7</sub>		—	—	30		

**Table 13-13 DC Characteristics (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
Current dissipation when CPU operating in active mode	$I_{OPE}$	$V_{CC}$	$V_{CC} = 5$ V, $f_{OSC} = 8$ MHz	—	15	—	mA	Reference value 1
			$V_{CC} = 5$ V, $f_{OSC} = 4$ MHz	—	8	—		
			$V_{CC} = 3$ V, $f_{OSC} = 4$ MHz	—	5	—		
Current dissipation during reset in active mode	$I_{RES}$	$V_{CC}$	$V_{CC} = 5$ V, $f_{OSC} = 8$ MHz	—	5	8	mA	1
			$V_{CC} = 5$ V, $f_{OSC} = 4$ MHz	—	2.5	4		
			$V_{CC} = 3$ V, $f_{OSC} = 4$ MHz	—	1.3	—		
Current dissipation in sleep mode	$I_{SLEEP}$	$V_{CC}$	$V_{CC} = 5$ V, $f_{OSC} = 8$ MHz	—	2	3	mA	1
			$V_{CC} = 5$ V, $f_{OSC} = 4$ MHz	—	1	1.5		
			$V_{CC} = 3$ V, $f_{OSC} = 4$ MHz	—	0.6	—		
Current dissipation in subactive mode	$I_{SUB}$	$V_{CC}$	$V_{CC} = 2.5$ V 32 kHz crystal oscillator used	—	5	20	$\mu\text{A}$	
				—	9	—		
			$V_{CC} = 5.0$ V 32 kHz crystal oscillator used	—	13	—	$\mu\text{A}$	Reference value
				—	20	—	$\mu\text{A}$	2
Current dissipation in watch mode	$I_{WATCH}$	$V_{CC}$	$V_{CC} = 2.5$ V 32 kHz crystal oscillator used	—	2.2	5	$\mu\text{A}$	
				—	2.8	—		
			$V_{CC} = 5.0$ V 32 kHz crystal oscillator used	—	6	—	$\mu\text{A}$	Reference value
				—	8	—	$\mu\text{A}$	2
Current dissipation in standby mode	$I_{STBY}$	$V_{CC}$	32 kHz crystal oscillator not used $X_1 = V_{CC}$	—	—	5	$\mu\text{A}$	

**Table 13-13 DC Characteristics (cont)**Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$ 

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
RAM data retention voltage in standby mode	$V_{STBY}$	$V_{CC}$	32 kHz crystal oscillator not used $X_1 = V_{CC}$	2	—	—	V	

Notes: 1. Does not include current flowing to pull-up MOS or output buffer.  
2. Reference value when  $47\ \mu\text{F}$  bypass capacitor is connected between  $V_{CC}$  and  $V_{SS}$ .

### 13.4.2 HD6433612 AC Characteristics

Table 13-14 gives the control signal timing of the HD6433612. Table 13-15 gives the serial interface timing.

**Table 13-14 Control Signal Timing**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Reference Diagram
				Min	Typ	Max		
Clock pulse generator frequency	$f_{OSC}$	OSC <sub>1</sub> , OSC <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	2	—	8.4	MHz	
				2	—	4.2		
Clock cycle time	$t_{CYC}$	OSC <sub>1</sub> , OSC <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	119	—	500	ns	Figure 13-1
				238	—	500		
Instruction cycle time	$\phi$		$V_{CC} = 2.7$ to $5.5$ V	238	—	1000	ns	
				476	—	1000		
Subclock pulse generator frequency	$f_x$	X <sub>1</sub> , X <sub>2</sub>	$V_{CC} = 2.5$ to $5.5$ V	—	32.768	—	kHz	
Subclock cycle time	$t_{subcyc}$	X <sub>1</sub> , X <sub>2</sub>	$V_{CC} = 2.5$ to $5.5$ V	—	30.5	—	$\mu\text{s}$	
Subactive instruction cycle time	$\phi_{SUB}$		$V_{CC} = 2.5$ to $5.5$ V	—	244.14	—	$\mu\text{s}$	
Oscillator setting time (crystal oscillator)	$t_{rc}$	OSC <sub>1</sub> , OSC <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	40	ms	
				—	—	60		
Oscillator setting time (ceramic oscillator)	$t_{rc}$	OSC <sub>1</sub> , OSC <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	20	ms	
				—	—	40		
Oscillator settling time	$t_{rc}$	X <sub>1</sub> , X <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	2	s	
External clock pulse width (high)	$t_{CPH}$	OSC <sub>1</sub>	$V_{CC} = 2.7$ to $5.5$ V	40	—	—	ns	Figure 13-1
				100	—	—		
External clock pulse width (low)	$t_{CPL}$	OSC <sub>1</sub>	$V_{CC} = 2.7$ to $5.5$ V	40	—	—	ns	
				100	—	—		
External clock rise time	$t_{CPr}$	OSC <sub>1</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	20	ns	
				—	—	20		
External clock fall time	$t_{CpF}$	OSC <sub>1</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	20	ns	
				—	—	20		

**Table 13-14 Control Signal Timing (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Reference Diagram
				Min	Typ	Max		
RES pin pulse width (low)	$t_{REL}$	$\overline{RES}$	$V_{CC} = 2.7$ to $5.5$ V	10	—	—	$\emptyset$	Figure 13-2
IRQ pin pulse width (high)	$t_{IH}$	$\overline{IRQ_0}$ to $\overline{IRQ_5}$	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$ $\emptyset_{SUB}$	Figure 13-3
IRQ pin pulse width (low)	$t_{IL}$	$\overline{IRQ_0}$ to $\overline{IRQ_5}$	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$ $\emptyset_{SUB}$	
EVENT pin pulse width (high)	$t_{EVH}$	$\overline{EVENT}$	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$	Figure 13-4
EVENT pin pulse width (low)	$t_{EVL}$	$\overline{EVENT}$	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$	
UD pin minimum change width	$t_{UDH}$ $t_{UDL}$	UD	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$	Figure 13-5

**Table 13-15 Serial Interface Timing**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Reference Diagram
				Min	Typ	Max		
Output transfer clock cycle timing	$t_{scyc}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	2	—	—	$\emptyset$	Figure 13-6
Output transfer clock pulse width (high)	$t_{SCKH}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	0.4	—	—	$t_{scyc}$	
Output transfer clock pulse width (low)	$t_{SCKL}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	0.4	—	—	$t_{scyc}$	
Output transfer clock rise time	$t_{SCKr}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	—	—	60	ns	
Output transfer clock fall time	$t_{SCKf}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	—	—	80	ns	
Input transfer clock cycle timing	$t_{scyc}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	1	—	—	$\emptyset$	
Input transfer clock pulse width (high)	$t_{SCKH}$	SCK1, SCK2	$V_{CC} = 2.7$ to $5.5$ V	0.4	—	—	$t_{scyc}$	

**Table 13-15 Serial Interface Timing (cont)**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Reference Diagram
				Min	Typ	Max		
Input transfer clock pulse width (low)	$t_{SCKL}$	SCK <sub>1</sub> , SCK <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	0.4	—	—	$t_{scyc}$	Figure 13-6
Input transfer clock rise time	$t_{SCKr}$	SCK <sub>1</sub> , SCK <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	60	ns	
Input transfer clock fall time	$t_{SCKf}$	SCK <sub>1</sub> , SCK <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	60	ns	
Serial output data delay time	$t_{dSO}$	SO <sub>1</sub> , SO <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	—	—	200	ns	
Serial input data setup time	$t_{sSI}$	SI <sub>1</sub> , SI <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	230	—	—	ns	
Serial input data hold time	$t_{hSI}$	SI <sub>1</sub> , SI <sub>2</sub>	$V_{CC} = 2.7$ to $5.5$ V	230	—	—	ns	
Transfer hold time	$t_{SCK2}$	SCK <sub>2</sub>	When pin SCK <sub>2</sub> is input pin	0.2	—	40	$\mu\text{s}$	Figure 13-7
			When pin SCK <sub>2</sub> is input pin	0.4	—	40		
			When pin SCK <sub>2</sub> is output pin	—	—	1	$t_{scyc}$	
Transfer end acknowledge time	$t_{CS}$	$\overline{\text{CS}}$	$V_{CC} = 2.7$ to $5.5$ V	3	—	4	$\emptyset$	

### 13.4.3 HD6433612 A/D Converter Characteristics

Table 13-16 gives the HD6433612 A/D converter characteristics.

**Table 13-16 A/D Converter Characteristics**

Conditions: Unless otherwise indicated,  $V_{CC} = 4.0$  to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20$  to  $+75^\circ\text{C}$

Item	Symbol	Applicable Pins	Test Conditions	Rating			Unit	Notes
				Min	Typ	Max		
Analog supply voltage	$AV_{CC}$	$AV_{CC}$		$V_{CC} - 0.3$	$V_{CC}$	$V_{CC} + 0.3$	V	
Analog input voltage	$AV_{IN}$	$AN_0$ to $AN_7$		$AV_{SS}$	—	$AV_{CC}$	V	
Analog current	$AI_{CC}$	$AV_{CC}$	$AV_{CC} = 5$ V	—	—	200	$\mu\text{A}$	
	$AI_{STOP}$		Reset and power-down mode	—	—	10	$\mu\text{A}$	
Analog input capacitance	$C_{AIN}$	$AN_0$ to $AN_7$		—	—	30	pF	
Allowable signal source impedance	$R_{AIN}$	$AN_0$ to $AN_7$		—	—	10	k $\Omega$	
Resolution				—	—	8	Bit	
Absolute precision			$V_{CC} = AV_{CC} = 5$ V	—	—	$\pm 2.5$	LSB	
			$V_{CC} = AV_{CC} = 4.0$ to $5.5$ V	—	$\pm 2.5$	—		Reference value
Conversion time				31	15.5	14.8	$\mu\text{S}$	

### 13.5 Operational Timing

This section provides the following timing diagrams (figures 13-1 to 13-8).




Figure 13-1 System Clock Input Timing




Figure 13-2  $\overline{\text{RES}}$  Pin Pulse Width (low)




Figure 13-3  $\overline{\text{IRQ}}$  Pin Input Timing




Figure 13-4  $\overline{\text{EVENT}}$  Pin Minimum Pulse Width




Figure 13-5 UD Pin Minimum Change Width




Figure 13-6 SCI I/O Timing




Figure 13-7 Serial Communication Interface 2 Chip Select Timing




Figure 13-8 Output Load Conditions

### 13.6 Differences in Electrical Characteristics between Mask ROM and ZTAT™ Versions

Table 13-17 shows the difference in electrical characteristics between the HD6473614 and HD6433612/HD6433613/HD6433614.

**Table 13-17 Differences in Electrical Characteristics between Mask ROM and ZTAT™ Versions**

Item	Symbol	Applicable Pins	Test Conditions	Mask ROM Version			ZTAT™ Version			Unit
				Min	Typ	Max	Min	Typ	Max	
Operation range in subactive mode		V <sub>CC</sub>		2.5	—	5.5	2.7	—	5.5	V
Input leakage current	I <sub>IL</sub>	$\overline{\text{RES}}$		—	—	1	—	—	40	μA
Input capacitance	C <sub>IN</sub>	P16/EVENT		—	—	15	—	—	35	pF
		P17		—	—	30	—	—	20	
		$\overline{\text{RES}}$		—	—	15	—	—	70	
Current dissipation when CPU operating in active mode	I <sub>OPE</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 5 V, f <sub>OSC</sub> = 8 MHz	—	15	—	—	17	—	mA
			V <sub>CC</sub> = 5 V, f <sub>OSC</sub> = 4 MHz	—	8	—	—	9	—	
			V <sub>CC</sub> = 3 V, f <sub>OSC</sub> = 4 MHz	—	5	—	—	6	—	
Current dissipation during reset in active mode	I <sub>RES</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 5 V, f <sub>OSC</sub> = 8 MHz	—	5	8	—	6	9	mA
			V <sub>CC</sub> = 5 V, f <sub>OSC</sub> = 4 MHz	—	2.5	4	—	3	5	
			V <sub>CC</sub> = 3 V, f <sub>OSC</sub> = 4 MHz	—	1.3	—	—	1.5	—	
Current dissipation in sleep mode	I <sub>SLEEP</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 5 V, f <sub>OSC</sub> = 8 MHz	—	2	3	—	2.5	3.5	
			V <sub>CC</sub> = 5 V, f <sub>OSC</sub> = 4 MHz	—	1	1.5	—	1.5	2	
			V <sub>CC</sub> = 3 V, f <sub>OSC</sub> = 4 MHz	—	0.6	—	—	1	—	

**Table 13-17 Differences in Electrical Characteristics between Mask ROM and ZTAT™ Versions (cont)**

Item	Symbol	Applicable Pins	Test Conditions	Mask ROM Version			ZTAT™ Version			Unit
				Min	Typ	Max	Min	Typ	Max	
Current dissipation in subactive mode	I <sub>SUB</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 2.5 V (no bypass capacitor)	—	5	20				μA
			V <sub>CC</sub> = 2.5 V (47 μF bypass capacitor)	—	9	—				
			V <sub>CC</sub> = 2.7 V (no bypass capacitor)				—	6	20	
			V <sub>CC</sub> = 2.7 V (47 μF bypass capacitor)				—	11	—	
			V <sub>CC</sub> = 5 V (no bypass capacitor)	—	13	—	—	16	—	
			V <sub>CC</sub> = 5 V (47 μF bypass capacitor)	—	20	—	—	22	—	
Current dissipation in watch mode	I <sub>WATCH</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 2.5 V (no bypass capacitor)	—	2.2	5				μA
			V <sub>CC</sub> = 2.5 V (47 μF bypass capacitor)	—	2.8	—				
			V <sub>CC</sub> = 2.7 V (no bypass capacitor)				—	3.2	6	
			V <sub>CC</sub> = 2.7 V (47 μF bypass capacitor)				—	3.8	—	
			V <sub>CC</sub> = 5 V (no bypass capacitor)	—	6	—	—	10	—	
			V <sub>CC</sub> = 5 V (47 μF bypass capacitor)	—	8	—	—	12	—	
Current dissipation in standby mode	I <sub>STBY</sub>	V <sub>CC</sub>		—	—	5	—	—	10	μA