



64Mx72 bits  
Registered DDR SDRAM DIMM

**HYMD564G726B(L)F8N-D43/J**

## Revision History

No.	History	Draft Date	Remark
0.1	Defined Target Spec.	May 2004	Preliminary



# 64Mx72 bits Registered DDR SDRAM DIMM

**HYMD564G726B(L)F8N-D43/J**

## DESCRIPTION

*Preliminary*

Hynix HYMD564G726B(L)F8N-D43/J series is registered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 64M x 72 high-speed memory arrays.

Hynix HYMD564G726B(L)F8N-D43/J series consists of nine 64M x 8 DDR SDRAM in FBGA packages on a 184pin glass-epoxy substrate. Hynix HYMD564G726B(L)F8N-D43/J series provide a high performance 8-byte interface in 5.25" width form factor of industry standard. It is suitable for easy interchange and addition.

Hynix HYMD564G726B(L)F8N-D43/J series is designed for high speed of up to 166/200MHz and offers fully synchronous operations referenced to both rising and falling edges of differential clock inputs. While all addresses and control inputs are latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL\_2. High speed frequencies, programmable latencies and burst lengths allow variety of device operation in high performance memory system.

Hynix HYMD564G726B(L)F8N-D43/J series incorporates SPD(serial presence detect). Serial presence detect function is implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to identify DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.

## FEATURES

- 512MB (64M x 72) Registered DDR DIMM based on 64M x 8 DDR SDRAM
- JEDEC Standard 184-pin dual in-line memory module (DIMM)
- Error Check Correction (ECC) Capability
- Registered inputs with one-clock delay
- Phase-lock loop (PLL) clock driver to reduce loading
- 2.6V +/- 0.1V VDD and VDDQ Power supply for DDR400, 2.5V +/- 0.2V VDD and VDDQ for DDR333 supported
- All inputs and outputs are compatible with SSTL\_2 interface
- Fully differential clock operations (CK & /CK) with 166/200MHz
- Programmable CAS Latency 3 for DDR400, 2.5 for DDR333 supported
- Programmable Burst Length 2 / 4 / 8 with both sequential and interleave mode
- tRAS Lock-out function supported
- Internal four bank operations with single pulsed RAS
- Auto refresh and self refresh supported
- 8192 refresh cycles / 64ms

## ORDERING INFORMATION


Part No.	Power Supply	Clock Frequency	Interface	Form Factor
HYMD564G726B(L)F8N-D43	VDD=2.6V VDDQ=2.6V	200MHz (*DDR400)	SSTL_2	184pin Registered DIMM 5.25 x 1.125 x 0.15 inch
HYMD564G726B(L)F8N-J	VDD=2.5V VDDQ=2.5V	166MHz (*DDR333)		

\* JEDEC Defined Specifications compliant

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied.



## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Operating Temperature (Ambient)	TA	0 ~ 70	°C
Storage Temperature	TSTG	-55 ~ 125	°C
Voltage on Any Pin relative to VSS	VIN, VOUT	-0.5 ~ 3.6	V
Voltage on VDD relative to VSS	VDD	-0.5 ~ 3.6	V
Voltage on VDDQ relative to VSS	VDDQ	-0.5 ~ 3.6	V
Output Short Circuit Current	IOS	50	mA
Power Dissipation	PD	1.0 x # of Components	W
Soldering Temperature & Time	TSOLDER	260 / 10	°C / Sec

**Note :** Operation at above absolute maximum rating can adversely affect device reliability

## DC OPERATING CONDITIONS (TA=0 to 70 °C, Voltage referenced to VSS= 0V)

Parameter	Symbol	Min	Typ.	Max	Unit	Note
Power Supply Voltage	VDD	2.3	2.5	2.7	V	
Power Supply Voltage	VDD	2.5	2.6	2.7	V	4
Power Supply Voltage	VDDQ	2.3	2.5	2.7	V	1
Power Supply Voltage	VDD	2.5	2.6	2.7	V	1,4
Input High Voltage	VIH	VREF + 0.15	-	VDDQ + 0.3	V	
Input Low Voltage	VIL	-0.3	-	VREF - 0.15	V	2
Termination Voltage	VTT	VREF - 0.04	VREF	VREF + 0.04	V	
Reference Voltage	VREF	0.49*VDDQ	0.5*VDDQ	0.51*VDDQ	V	3

**Note :**

1. VDDQ must not exceed the level of VDD.
2. VIL (min) is acceptable -1.5V AC pulse width with  $\leq$  5ns of duration.
3. The value of VREF is approximately equal to 0.5VDDQ.
4. For DDR400, VDD=2.6V +/- 0.1V, VDDQ=2.6V+/-0.1V

**AC OPERATING CONDITIONS** (TA=0 to 70 °C, Voltage referenced to VSS = 0V)

Parameter	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals	VIH(AC)	VREF + 0.31		V	
Input Low (Logic 0) Voltage, DQ, DQS and DM signals	VIL(AC)		VREF - 0.31	V	
Input Differential Voltage, CK and /CK inputs	VID(AC)	0.7	VDDQ + 0.6	V	1
Input Crossing Point Voltage, CK and /CK inputs	VIX(AC)	0.5*VDDQ-0.2	0.5*VDDQ+0.2	V	2

**Note :**

1. VID is the magnitude of the difference between the input level on CK and the input on /CK.
2. The value of VIX is expected to equal 0.5\*V DDQ of the transmitting device and must track variations in the DC level of the same.

**AC OPERATING TEST CONDITIONS** (TA=0 to 70°C, Voltage referenced to VSS = 0V)


Parameter	Value	Unit
Reference Voltage	VDDQ x 0.5	V
Termination Voltage	VDDQ x 0.5	V
AC Input High Level Voltage (VIH, min)	VREF + 0.31	V
AC Input Low Level Voltage (VIL, max)	VREF - 0.31	V
Input Timing Measurement Reference Level Voltage	VREF	V
Output Timing Measurement Reference Level Voltage	VTT	V
Input Signal maximum peak swing	1.5	V
Input minimum Signal Slew Rate	1	V/ns
Termination Resistor (RT)	50	Ω
Series Resistor (RS)	25	Ω
Output Load Capacitance for Access Time Measurement (CL)	30	pF

**CAPACITANCE** (TA=25°C, f=100MHz )

Parameter	Pin	Symbol	Min	Max	Unit
Input Capacitance	A0 ~ A12, BA0, BA1	CIN1	7	12	pF
Input Capacitance	/RAS, /CAS, /WE	CIN2	7	12	pF
Input Capacitance	CKE0	CIN3	7	12	pF
Input Capacitance	CS0	CIN4	7	12	pF
Input Capacitance	CK0, /CK0	CIN5	7	14	pF
Data Input / Output Capacitance	DQ0 ~ DQ63, DQS0 ~ DQS17	CIO1	6	11	pF
Data Input / Output Capacitance	CB0 ~ CB7	CIO2	6	11	pF

**Note :**

1. VDD = min. to max., VDDQ = 2.5V to 2.7V, VODC = VDDQ/2, VOpeak-to-peak = 0.2V
2. Pins not under test are tied to GND.
3. These values are guaranteed by design and are tested on a sample basis only.

**OUTPUT LOAD CIRCUIT**

**DC CHARACTERISTICS I** (TA=0 to 70°C, Voltage referenced to VSS = 0V)

Parameter		Symbol	Min.	Max	Unit	Note
Input Leakage Current	Add, CMD, /CS, /CKE	ILI	-2	2	uA	1
	CK, /CK		-4	4		
Output Leakage Current		ILO	-10	10	uA	2
Output High Voltage		VOH	VTT + 0.76	-	V	IOH = -15.2mA
Output Low Voltage		VOL	-	VTT - 0.76	V	IOL = +15.2mA

**Note :**

1. VIN = 0 to 3.6V, All other pins are not tested under VIN =0V
2. DOUT is disabled, VOUT=0 to 2.7V

**DC CHARACTERISTICS II** (TA=0 to 70°C, Voltage referenced to VSS = 0V)

Parameter	Symbol	Test Condition	Speed		Unit	Note
			-D43	-J		
Operating Current	IDD0	One bank; Active - Precharge ; tRC=tRC(min); tCK=tCK(min) ; DQ,DM and DQS inputs changing twice per clock cycle ; address and control inputs changing once per clock cycle	2000	1910	mA	
Operating Current	IDD1	One bank ; Active - Read - Precharge ; Burst Length = 4 ; tRC=tRC(min); tCK= tCK(min) ; address and control inputs changing once per clock cycle	2450	2270	mA	
Precharge Power Down Standby Current	IDD2P	All banks idle ; Power down mode ; CKE= Low, tCK= tCK(min)	740		mA	
Idle Standby Current	IDD2F	/CS = High, All banks idle ; tCK= tCK(min) ; CKE = High ; address and control inputs changing once per clock cycle. VIN = VREF for DQ, DQS and DM	965		mA	
Active Power Down Standby Current	IDD3P	One bank active ; Power down mode ; CKE= Low, tCK= tCK(min)	758		mA	
Active Standby Current	IDD3N	/CS= HIGH; CKE = HIGH; One bank; Active-Precharge; tRC = tRAS(max); tCK = t CK (max); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	1100	1055	mA	
Operating Current	IDD4R	Burst = 2 ; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; tCK= tCK (min); IOUT = 0mA	3170	2900	mA	
Operating Current	IDD4W	Burst = 2; Writes; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; tCK = tCK (min); DQ, DM, and DQS inputs changing twice per clock cycle	3170	2900		
Auto Refresh Current	IDD5	tRC = tRFC(min) - 8*tCK for DDR200 at 100Mhz, 10*tCK for DDR266A & DDR266B at 133Mhz; distributed refresh	3050	2870		
Self Refresh Current	IDD6	CKE = < 0.2V; External clock on; tCK = tCK(min)	Normal	395		mA
			Low Power	373		mA
Operating Current - Four Bank Operation	IDD7	Four bank interleaving with BL=4 Refer to the following page for detailed test condition	5510	4790	mA	

## AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter	Symbol	-D43		-J		Unit	Note
		Min	Max	Min	Max		
Row Cycle Time	tRC	55	-	60	-	ns	
Auto Refresh Row Cycle Time	tRFC	70	-	72	-	ns	
Row Active Time	tRAS	40	70K	42	70K	ns	
Active to Read with Auto Precharge Delay	tRAP	tRCD or tRP(min)	-	tRCD or tRP(min)	-	ns	16
Row Address to Column Address Delay	tRCD	15	-	18	-	ns	
Row Active to Row Active Delay	tRRD	10	-	12	-	ns	
Column Address to Column Address Delay	tCCD	1	-	1	-	CK	
Row Precharge Time	tRP	15	-	18	-	ns	
Write Recovery Time	tWR	15	-	15	-	ns	
Write to Read Command Delay	tWTR	2	-	1	-	CK	
Auto Precharge Write Recovery + Precharge Time	tDAL	(tWR/tCK) + (tRP/tCK)	-	(tWR/tCK) + (tRP/tCK)	-	CK	15
System Clock Cycle Time	CL = 3	tCK	5	10	-	-	ns
	CL = 2.5		6	12	6	12	
Clock High Level Width	tCH	0.45	0.55	0.45	0.55	CK	
Clock Low Level Width	tCL	0.45	0.55	0.45	0.55	CK	
Data-Out edge to Clock edge Skew	tAC	-0.7	0.7	-0.7	0.7	ns	
DQS-Out edge to Clock edge Skew	tDQSCK	-0.55	0.55	-0.6	0.6	ns	
DQS-Out edge to Data-Out edge Skew	tDQSQ	-	0.4	-	0.4	ns	
Data-Out hold time from DQS	tQH	tHP -tQHS	-	tHP -tQHS	-	ns	1, 10
Clock Half Period	tHP	min(tCL,tCH)	-	min(tCL,tCH)	-	ns	1,9
Data Hold Skew Factor	tQHS	-	0.5	-	0.55	ns	10
Data-out high-impedance window from CK, /CK	tHZ	-	tAC(Max)	-0.7	0.7	ns	17
Data-out low-impedance window from CK, /CK	tLZ	-0.7	0.7	-0.7	0.7	ns	17
Input Setup Time (fast slew rate)	tIS	0.6	-	0.75	-	ns	2,3,5,6
Input Hold Time (fast slew rate)	tIH	0.6	-	0.75	-	ns	2,3,5,6
Input Setup Time (slow slew rate)	tIS	0.7	-	0.8	-	ns	2,4,5,6
Input Hold Time (slow slew rate)	tIH	0.7	-	0.8	-	ns	2,4,5,6
Input Pulse Width	tIPW	2.2	-	2.2	-	ns	6
Write DQS High Level Width	tDQSH	0.35	-	0.35	-	CK	

**AC CHARACTERISTICS** (AC operating conditions unless otherwise noted)

*- continued -*

Parameter	Symbol	-D43		-J		Unit	Note
		Min	Max	Min	Max		
Write DQS Low Level Width	tDQSL	0.35	-	0.35	-	CK	
Clock to First Rising edge of DQS-In	tDQSS	0.72	1.28	0.75	1.25	CK	
Data-In Setup Time to DQS-In (DQ & DM)	tDS	0.4	-	0.45	-	ns	6,7,11~13
Data-in Hold Time to DQS-In (DQ & DM)	tDH	0.4	-	0.45	-	ns	
DQ & DM Input Pulse Width	tDIPW	1.75	-	1.75	-	ns	6
Read DQS Preamble Time	tRPRE	0.9	1.1	0.9	1.1	CK	
Read DQS Postamble Time	tRPST	0.4	0.6	0.4	0.6	CK	
Write DQS Preamble Setup Time	tWPRES	0	-	0	-	CK	
Write DQS Preamble Hold Time	tWPREH	0.25	-	0.25	-	CK	
Write DQS Postamble Time	tWPST	0.4	0.6	0.4	0.6	CK	
Mode Register Set Delay	tMRD	2	-	2	-	CK	
Exit self refresh to Any Executable Command	tXSC	200	-	200	-	CK	8
Average Periodic Refresh Interval	tREFI	-	7.8	-	7.8	us	

**Note :**

1. This calculation accounts for tDQSQ(max), the pulse width distortion of on-chip circuit and jitter.
2. Data sampled at the rising edges of the clock : A0~A12, BA0~BA1, CKE, /CS, /RAS, /CAS, /WE.
3. For command/address input slew rate  $\geq 1.0\text{V/ns}$
4. For command/address input slew rate  $\geq 0.5\text{V/ns}$  and  $< 1.0\text{V/ns}$

This derating table is used to increase tIS/tIH in case where the input slew-rate is below 0.5V/ns.

Input Setup / Hold Slew-rate Derating Table.

Input Setup / Hold Slew-rate	Delta tIS	Delta tIH
V/ns	ps	ps
0.5	0	0
0.4	+50	0
0.3	+100	0

5. CK, /CK slew rates are  $\geq 1.0\text{V/ns}$ , ie,  $\geq 2.0\text{V/ns}$  differential.
6. These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed by design or tester correlation.
7. Data latched at both rising and falling edges of Data Strobes(LDQS/UDQS) : DQ, LDM/UDM.
8. Minimum of 200 cycles of stable input clocks after Self Refresh Exit command, where CKE is held high, is required to complete Self Refresh Exit and lock the internal DLL circuit of DDR SDRAM.
9. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH).

10. tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS consists of tDQSQmax, the pulse width distortion of on-chip clock circuits, data pin to pin skew and output pattern effects and p-channel to n-channel variation of the output drivers.
11. This derating table is used to increase tDS/tDH in case where the input slew-rate is below 0.5V/ns.

Input Setup / Hold Slew-rate Derating Table.

Input Setup / Hold Slew-rate	Delta tDS	Delta tDH
V/ns	ps	ps
0.5	0	0
0.4	+75	+75
0.3	+150	+150

12. I/O Setup/Hold Plateau Derating. This derating table is used to increase tDS/tDH in case where the input level is flat below VREF +/-310mV for a duration of up to 2ns.

I/O Input Level	Delta tDS	Delta tDH
mV	ps	ps
+280	+50	+50

13. I/O Setup/Hold Delta Inverse Slew Rate Derating. This derating table is used to increase tDS/tDH in case where the DQ and DQS slew rates differ. The Delta Inverse Slew Rate is calculated as (1/SlewRate1)-(1/SlewRate2). For example, if slew rate 1=0.5V/ns and Slew Rate2 = 0.4V/n then the Delta Inverse Slew Rate = -0.5ns/V.

(1/SlewRate1)-(1/SlewRate2)	Delta tDS	Delta tDH
ns/V	ps	ps
0	0	0
+/-0.25	+50	+50
+/- 0.5	+100	+100

14. DQS, DM and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times.  
Signal transitions through the DC region must be monotonic.

15. tDAL = (tWR / tCK ) + (tRP / tCK ). For each of the terms above, if not already an integer, round to the next highest integer. tCK is equal to the actual system clock cycle time.

Example: For DDR266B at CL=2.5 and tCK = 7.5 ns,


$$tDAL = (15 \text{ ns} / 7.5 \text{ ns}) + (20 \text{ ns} / 7.5 \text{ ns}) = (2.00) + (2.67)$$

Round up each non-integer to the next highest integer: = (2) + (3), tDAL = 5 clock

16. For the parts which do not have internal RAS lockout circuit, Active to Read with Auto precharge delay should be tRAS - BL/2 x tCK.

17. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level but specify when the device output is no longer driving (HZ), or begins driving (LZ).



**PACKAGE DIMENSIONS**


Note) All dimension are typical unless otherwise stated. Millimeters  
Inches

# **SPD SPECIFICATION**

## **(64M x 72 Registered DDR DIMM)**



