FINAL

Am27X256

256 Kilobit (32,768 x 8-Bit) CMOS ExpressROM™ Device

Advanced Micro **Devices**

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and quaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - 55 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout
- ±10% power supply tolerance


- High noise immunity
- **■** Low power dissipation
 - 100 µA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP). Plastic Leaded Chip Carrier (PLCC), and Thin Small Outline Package (TSOP)
- Latch-up protected to 100 mA from -1 V to Vcc+1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions

GENERAL DESCRIPTION

The Am27X256 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 32,768 by 8 bits and is available in plastic dual in-line (PDIP), plastic leaded chip carrier (PLCC), and thin small outline (TSOP) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs. Access times as fast as 55 ns allow operation with highperformance microprocessors with reduced WAIT states. The Am27X256 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 uW in standby mode.

BLOCK DIAGRAM




12082D-1

Publication# 12082 Rev. D Amendment/0 Issue Date: July 1993

PRODUCT SELECTOR GUIDE

Family Part No.	Am27X256								
Ordering Part No: V _{CC} ±5%							-255		
V _{CC} ±10%	-55	-70	-90	-120	-150	-200			
Max Access Time (ns)	55	70	90	120	150	200	250		
CE (E) Access (ns)	55	70	90	120	150	200	250		
OE (G) Access (ns)	35	40	40	50	65	75	100		

CONNECTION DIAGRAMS Top View




1. JEDEC nomenclature is in parentheses.

12082D-3

64E D ■ 0257528 0032160 319 ■ AMD4

AMD AMD



*Contact local AMD sales office for package availability

PIN DESIGNATIONS

A0-A14

= Address Inputs

ČE (E)

= Chip Enable Input

DQ0-DQ7 = Data Inputs/Outputs
DU = No External Connec

= No External Connection (Do Not Use)

NC

= No Internal Connection

OE (G)

= Output Enable Input

Vcc

= Vcc Supply Voltage


Vpp

= Program Supply Voltage

Vss


= Ground

LOGIC SYMBOL



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM27X256-55						
AM27X256-70	1					
AM27X256-90]					
AM27X256-120	PC, JC, PI, JI, EC, EI					
AM27X256-150	1 EO, EI					
AM27X256-200	1					
AM27X256-255						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

- AMD

FUNCTIONAL DESCRIPTION Read Mode

The Am27X256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27X256 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27X256 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a $0.1\,\mu\text{F}$ ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a $4.7\text{-}\mu\text{F}$ bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins	CE	ŌĒ	Vpp	Outputs
Read		VIL	VIL	х	DOUT
Output Disable		Х	Vıн	х	Hi-Z
Standby (TTL)		ViH	Х	х	Hi-Z
Standby (CMOS)	Vo	cc ± 0.3 V	Х	Х	Hi-Z

Note:

1. X = Either VIH or VIL

ABSOLUTE MAXIMUM RATINGS

	rage Temperature DTP Products65°C to +125°C
	bient Temperature n Power Applied –55°C to +125°C
	tage with Respect to Vss
	All pins except V_{CC} -0.6 V to V_{CC} + 0.6 V
,	/cc0.6 V to +7.0 V

Note:

1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Case Temperature (Tc) 0°C to 4	-70°C
Industrial (I) Devices Case Temperature (Tc)40°C to +	
Supply Read Voltages Vcc for Am27X256-255 +4.75 V to +5	
Vcc for all other valid combinations	.50 \

Operating ranges define those limits between which the functionality of the device is quaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

Parameter Symbol	Parameter Description Test Conditions		Min	Max	Unit	
Voн	Output HIGH Voltage	loн = — 400 µA	2.4		٧	
Vol	Output LOW Voltage	loL = 2.1 mA		0.45	٧	
ViH	Input HIGH Voltage		2.0	Vcc+ 0.5	V	
VIL	Input LOW Voltage		-0.5	+0.8	V	
l <u>u</u>	Input Load Current	V _{IN} = 0 V to +V _{CC}		1.0	μА	
lıo	Output Leakage Current	Vout = 0 V to +Vcc		1.0	μА	
lcc1	Vcc Active Current (Note 3)	CE = V _{IL,} f = 10 MHz, lout = 0 mA		25	mA	
lcc2	Vcc TTL Standby Current	CE = VIH		1.0	mA	
lcc3	Vcc CMOS Standby Current	<u>CE</u> = V _{CC} ± 0.3 V		100	μА	

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: the Am27X256 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is --0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C

30 25 Supply Current in mA 15 10 -75 -50 -25 0 25 50 75 100 125 150 Temperature in °C

Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

12082D-7



CAPACITANCE

Parameter	meter Test		PD 028		PL 032		TS 032			
Symbol	Parameter Description	Conditions	Тур	Max	Тур	Max	Тур	Max	Unit	
C _{IN}	Input Capacitance	V _{IN} = 0 V	6	10	8	12	10	12	pF	
Cour	Output Capacitance	V _{OUT} = 0 V	8	10	8	12	12	14	рF	

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. TA = +25°C. f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4)

Parameter Symbols				Am27X256								
JEDEC	Standard	Parameter Description	Test Conditions		-55	-70	-90	-120	-150	-200	-255	Unit
tavqv	tacc	Address to	CE = OE =	Min	_		_	-	_		_	
		Output Delay	VIL	Max	55	70	90	120	150	200	250	ns
telav	tce	Chip Enable to	OE = VIL	Min		-	_	_		_		
		Output Delay		Max	55	70	90	120	150	200	250	ns
tglav	toE	Output Enable to	CE = VIL	Min		_			_	_	-	
		Output Delay		Max	35	40	40	50	50	50	50	ns
t EHQZ	tof	Chip Enable HIGH or		Min	. 0	0	0	0	0	0	0	
tghqz	(Note 2)	Output Enable HIGH, whichever comes first, to Output Float		Мах	25	25	25	30	30	30	30	ns
taxqx	toн	Output Hold from		Min	0	0	0	0	0	0	0	
Matan		Addresses, CE, or OE, whichever occurred first		Max	-	_	-		_	-	-	ns

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X256 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- 4. For the -55 and -70:

Output Load: 1 TTL gate and CL = 30 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0 V to 3 V

Timing Measurement Reference Level: 1.5 V for inputs and outputs


For all other versions:

Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance (30 pF for -55 and -70)

SWITCHING TEST WAVEFORM



Test Points → 1.5 V 1.5 V Input Output

12082D-9

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are \leq 20 ns for -55 and -70.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>> ≪<	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010

SWITCHING WAVEFORMS



Notes:

- 1. OE may be delayed up to tacc-toE after the falling edge of the addresses without impact on tacc.
- 2. tDF is specified from \$\overline{OE}\$ or \$\overline{CE}\$, whichever occurs first.