

### Seven-Channel Programmable DC-DC Power Manager

### **FEATURES & APPLICATIONS**

- Digital programming of all major parameters via I<sup>2</sup>C interface and non-volatile memory
  - Output voltage setpoint/margining
  - Sequencing & digital soft start
  - o Enable/Disable outputs independently
  - Input/Output UV/OV voltage thresholds
  - PWM/PFM mode
- Seven programmable regulator channels with 1.5% accuracy
  - Three synchronous step-down (buck) with internal PFETs
  - Two step-up (boost)
  - o One configurable step-up (boost) or step-down (buck)
  - One adjustable output voltage LDO
- +2.7V to +6.0V Input Range (Higher system voltages supported)
- Built-in current limiting, UV/OV, and thermal protection
- Highly accurate reference and output voltage (<1.5%)</li>
- 1MHz PWM frequency and automatic power-saving PFM mode
- · 96 bytes of user configurable nonvolatile memory
- Space-saving 7x7 QFN-48 package

### **Applications**

- Portable Media Players
- · Digital camcorders/still cameras
- Smart PDA/Camera phones
- Handheld GPS/PDAs
- Portable Equipment

### INTRODUCTION

The SMB119 is a highly integrated and flexible seven-channel power manager designed for use in a wide range of portable applications. The built-in digital programmability allows system designers to custom tailor the device to suit almost any multi-channel power supply application from digital camcorders to mobile phones.

The SMB119 integrates all the essential blocks required to implement a complete seven-channel power subsystem including three synchronous step-down "buck" converters, one configurable step-up "boost" or step-down synchronous "buck" converter, two step-up (boost) converters, and one linear regulator (LDO).

Additionally sophisticated power control/monitoring functions required by complex systems are built-in. These include digitally programmable output voltage setpoint, power-up/down sequencing, enable/disable, margining, dynamic voltage management, and UV/OV input/output monitoring on all channels. By incorporating a second ENABLE input and 7-level dynamic voltage control, the SMB119 is ideal for powering systems based on Xscale™ and other similar processors.

The integration of features and built-in flexibility of the SMB119 allows the system designer to create a "platform solution" that can be easily modified via software without major hardware changes. Combined with the re-programmability of the SMB119, this facilitates rapid design cycles and proliferation from a base design to futures generations of product.

The SMB119 is suited to battery-powered applications with an input range of +2.7V to +6.0V and provides a very accurate voltage regulation (<1.5%). Communication is accomplished via the industry standard  $l^2 C$  bus. All user-programmed settings are stored in non-volatile EEPROM of which 96 bytes may be used for general-purpose memory applications. The commercial operating temperature range is 0C to +70C, the industrial operating range is –40C to +85C, and the available package is a 48-pad 7mm x 7mm QFN.

### SIMPLIFIED APPLICATIONS DRAWING




Figure 1 – Applications block diagram featuring the SMB119 seven-channel, programmable DC/DC converter. This integrated power supply provides precision regulation, monitoring, cascade sequencing, and dynamic output voltage management.



### **GENERAL DESCRIPTION**

The SMB119 is a fully-programmable power supply that regulates, sequences, monitors, and margins, an entire power subsystem. The device has 7 voltage outputs, consisting of: three synchronous PWM "buck" step-down converters, one configurable PWM "boost or buck" converter, two "boost" step-up converters, and one Low Dropout (LDO) linear regulator.

The SMB119 regulates each of the seven output channels to an accuracy of +/-1.5% (typical). The output is individually programmed and can be reprogrammed via the I<sup>2</sup>C interface. In addition, several sophisticated power management functions are built-in. The SMB119 is capable of power-on/off cascade sequencing where each channel can be assigned one of eight sequence positions. Supplies may also be individually powered on/off through an I<sup>2</sup>C command or by assertion of two general purpose enable pins. Cascade sequencing, unlike time based sequencing, uses feedback to ensure that each output is valid before the next channel is enabled.

Each output voltage and the battery are monitored for under-voltage and over-voltage conditions, using a comparator based scheme. In the event of a fault, all supplies may be sequenced down or immediately disabled. Multiple output status pins are provided to notify host processors or other supervisory circuits of system faults.

The SMB119 features an Under-voltage Lockout (UVLO) circuit to ensure the IC will not power up until the battery voltage has reached a safe operating voltage. The UVLO function exhibits hysteresis, ensuring that noise on the supply rail does not inadvertently cause faults on the internally regulated supply.

In the event of a system fault, all monitored supplies may trigger fault actions such as power-off, or force-shutdown operations. Each output on the SMB119 may also be turned off individually at any point through an I<sup>2</sup>C command or by a programmable enable pin.

When used in portable applications, the SMB119 is powered from the main system battery. This input is continuously monitored for under-voltage conditions.

The under-voltage setting for this supply is userprogrammable and has a corresponding status pin. When the threshold level is reached, the POWER\_FAIL pin is asserted and latched. A second threshold level also exists that asserts a status bit flag.

The SMB119 is equipped with three synchronous buck outputs and one "buck-or-boost" output that use a 1000kHz oscillator frequency. The feedback circuitry on each step-down channel is simplified by an internal programmable resistor divider (buck-or-boost uses external resistor divider).

The SMB119 is also equipped with two boost outputs. Each boost output uses a 1000kHz oscillator, and an asynchronous topology reducing the necessity for an additional external MOSFET driver. All boost outputs use an external p-channel sequencing MOSFET to isolate load from the battery when not needed.

A Low Dropout (LDO) linear regulator with an adjustable 1.5V to 3.75V output provides a small dropout voltage and ripple free supply that is optimal for "always on" microcontrollers. The LDO has a separate input supply pin.

The SMB119 provides margining control over all of its output voltages. Through an  $I^2C$  command, all outputs can be margined by up to  $\pm 10\%$  of the nominal output voltage. The SMB119 also offers the ability to dynamically change output voltage level (7 steps) for two of its channels. In addition, each output is slew rate limited by soft-start circuitry that is user programmable and requires no external capacitors.

All programmable settings on the SMB119 are stored in non-volatile registers and are easily accessed and modified over an industry standard I<sup>2</sup>C serial bus. For fastest possible production times Summit offers an evaluation card and a Graphical User Interface (GUI).

Summit Microelectronics. Inc 3.0 10/8/2008 2



# **TYPICAL APPLICATION**




Figure 2 – Typical application schematic of the SMB119 (QFN-48) showing external circuitry necessary to configure the output channels as: step-up, LDO, and step-down.



PIN DESC	RIPTIONS		
Pin		Din Tune	Din Description
Number	Pin Name	Pin Type	Pin Description
1	DGND	Ground	Digital Ground. Connect to isolated PCB ground
			Enable input. PWR_EN is programmable to activate one or more
2	PWR_EN	Input	channels. This pin can be programmed to latch and act as a
	_	·	debounced, manual push button input. Active high when level
3	DRVL4	Output	triggered, active low when used as a push- button input.  Buck or Boost converter low-side drive. Connect to NFET gate
			Buck converter high-side drive. Connect to PFET gate (for buck
4	DRVH4	Output	only)
5	VIN4	Power	Channel 4 controller power. Connect to +2.7V to +6.0V to supply
	V 11 4 7	1 OWCI	internal FET drivers
6	COMPA4	Input	Channel 4 Buck or Boost outputs error amplifier input. Connect this
			node to the type three R/C compensation network  Boost converter sequence. Connect to PFET gate for boost channel
7	PCHSEQ4	Output	on/off and sequencing. Must be tied to ground when unused.
8	COMPB4	Input	Channel 4 Buck or Boost outputs error amplifier output. Connect
0	COMP 64	IIIput	this node to the type three R/C compensation network.
9	HEALTHY	Output	Output Monitor. Open drain active-high output asserts when all
			output channels are within UV/OV limits (ignoring disabled outputs)
10	DOWED EVI	Output	Battery/Input Monitor. Detects low input voltage. Latched open-drain active high output. Associated threshold must be set higher than
10	POWER_FAIL	Output	nBATT FAULT threshold.
			Buck converter 6 compensation pin. Connect to type 2 R/C
11	COMP6	Input	compensation network
12	FB6	Input	Buck converter 6 feedback pin. Connect directly to output
13	SW6	Input/Output	Buck converter 6 switch pin. Connect to drains of NFET
14	VIN6	Power	Buck Converter 6 Power. Connect to +2.7V to +6.0V to supply
			internal PFET
15	DRVL6	Output	Buck converter 6 low-side drive. Connect to NFET gate
16	SYS_EN	Input	Enable input. The SYS_EN pin is an active high programmable input used to enable (disable) selected supplies. When unused this
10	STS_LIV	IIIput	pin should be tied to a solid logic level.
17	DRVL7	Output	Buck converter 7 low-side drive. Connect to NFET gate
			Buck Converter 7 Power. Connect to +2.7V to +6.0V to supply
18	VIN7	Power	internal PFET
19	SW7	Input/Output	Buck converter 7 switch pin. Connect to drains of NFET
20	FB7	Input	Buck converter 7 feedback pin. Connect directly to output
21	COMP7	Input	Buck converter 7 compensation pin. Connect to type 2 R/C
		·	compensation network  Reset Output. releases with programmable delay after all outputs
22	nRESET	Output	are valid. Open-drain active low output
			Boost converter 1 sequence. Connect to PFET gate for boost
23	PCHSEQ1	Output	channel on/off and sequencing. Must be tied to ground when
			unused.
24	VDD_CAP	Power	VDD Bypass. Connect to VDD bypass capacitor with 10uF
	VDD_0/11	1 00001	capacitor.
25	VDDP	Power	Power Input for the Boost and Buck-Boost Converters. Connect to
			+2.7V to +6.0V voltage source



PIN DESC	RIPTIONS (Co	ntinued)	
Pin Number	Pin Name	Pin Type	Pin Description
26	VBATT	Power	Power Input for Controller. Connect to +2.7V to +6.0V voltage source
27	COMP1	Input	Boost converter 1 compensation pin. Connect to R/C compensation network
28	CSH1	Input	Boost converter 1 current sense high. Connect to high side of sense resistor
29	CSL1	Input	Boost converter 1 current sense low. Connect to low side of sense resistor
30	FB1	Input	Boost converter 1 feedback pin. Connect to external resistor divider
31	DRVL1	Output	Boost converter 1 low-side drive. Connect to NFET gate
32	DRVL2	Output	Boost converter 2 low-side drive. Connect to NFET gate
33	FB2	Input	Boost converter 2 feedback pin. Connect to external resistor divider
34	CSH2	Input	Boost converter 2 current sense high. Connect to high side of sense resistor
35	CSL2	Input	Boost converter 2 current sense low. Connect to low side of sense resistor
36	COMP2	Input	Boost converter 2 compensation pin. Connect to R/C compensation network
37	PCHSEQ2	Output	Boost converter 2 sequence. Connect to PFET gate for boost channel on/off and sequencing. Must be tied to ground when unused.
38	LDOIN3	Power	LDO Power Input. Connect to +2.7V to +6.0V to supply internal LDO
39	LDOOUT3	Input/Output	LDO Output/Feedback
40	SW5	Input/Output	Buck converter 5 switch pin. Connect to drains of NFET
41	VIN5	Power	Buck Converter 5 Power. Connect to +2.7V to +6.0V to supply internal PFET
42	DRVL5	Output	Buck converter 5 low-side drive. Connect to NFET gate
43	FB5	Input	Buck converter 5 feedback pin. Connect directly to output
44	COMP5	Input	Buck converter 5 compensation pin. Connect to type 2 R/C compensation network
45	SHDN	Input	Shutdown. Active high, disables all functions of the SMB119 for low power operation. SHDN is bypassed when DOCK_DC is present.
46	SDA	Input/Output	I <sup>2</sup> C Data
47	SCL	Input	I <sup>2</sup> C Clock
48	nALERT	Output	Fault Interrupt. Latched, open drain active low output. Flag for all fault conditions (multiplexed)
PAD	DRVGND	Ground	Power Ground. Internally connect to under package pad. Connect to isolated PCB ground plane/flood



# **PACKAGE AND PIN DESCRIPTION**




Figure 3 - SMB119 7x7 QFN-48 Pinout.



### **ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias	55°C to 125°C
Storage Temperature	65°C to 150°C
Terminal Voltage with Respect t	
VBATT	0.3V to +6.5V
VIN[7:5], LDOIN3	0.3V to +6.5V
All Others	0.3V to +6.5V
Output Short Circuit Current	100mA
Lead Solder Temperature (10 s)	300°C
Junction Temperature	150°C
ESD Rating per JEDEC	2000V
Latch-Up testing per JEDEC	±100mA

RECOMMENDED OPERATING CO	NDITIONS
Commercial Temperature Range Industrial Temperature Range	40°C to +85°C
VBATT VIN[7:5], LDOIN3 Package Thermal Resistance (θ <sub>JA</sub> )	
Die paddle not attached to PCB  Die paddle attached to PCB	22.9°C/W
Moisture Classification Level 3 (MSL 3	) per J-STD- 020

#### RELIABILITY CHARACTERISTICS

Data Retention	100 Years
Endurance	100,000 Cycles

Note - The device is not guaranteed to function outside its operating rating. Stresses listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions outside those listed in the operational sections of the specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability. Devices are ESD sensitive. Handling precautions are recommended.

DC OPERA	TING CHARACTERISTICS					
(Over comme	rcial operating conditions, unle	ess otherwise noted. All voltag	es are rela	ative to G	ND.)	
Symbol	Parameter	Notes	Min	Тур	Max	Unit
General						
V <sub>BATT</sub>	Input supply voltage		+2.7		+6.0	V
VIN[7:5], LDOIN3	Regulator power supply voltage		+2.7		+6.0	V
V <sub>UVLO</sub>	Under-voltage lockout voltage	V <sub>BATT</sub> rising		2.3	2.4	V
VUVLO	Orider-voltage lockout voltage	V <sub>BATT</sub> falling		2.1		V
I <sub>DD-ACTIVE</sub>	Active supply current	All regulators and monitors enabled – no load, V <sub>BATT</sub> = 4.2V		3.3	4.5	mA
I <sub>DD-STANDBY</sub>	Standby supply current	All regulators disabled, monitors active, V <sub>BATT</sub> = 4.2V		130	300	μА
I <sub>DD-SHUTDOWN</sub>	Shutdown supply current	All regulators and monitors disabled, Note 4		0.6	5	μА
T <sub>SHDN</sub>	Thermal shutdown temp			160		°C
T <sub>HYST</sub>	Thermal shutdown temp hysteresis			20		°C
VDD_CAP	Voltage on VDD_CAP pin	All logic derived from this voltage, no load	2.4	2.5	2.6	V
f <sub>OSC</sub>	Oscillator frequency (Note 1)	T = 0°C to +70°C	900	1000	1100	kHz
TOSC	Oscillator frequency (Note 1)	T = -40°C to +85°C	850	1000	+6.0 +6.0 2.4 4.5 300 5	IN IZ



DC OPER	ATING CHARACTERISTICS	S (CONTINUED)				
(Over comn	nercial operating conditions, unl	ess otherwise noted. All voltage	es are rel	ative to G	ND.)	
Symbol	Parameter	Notes	Min	Тур	Max	Unit
Channel [2	2:1] – Step-up BOOST				1	1
V <sub>OUT</sub>	Voltage (nominal set point)	V <sub>BATT</sub> = 4.2V, I <sub>LOAD</sub> = 0A	VIN		+35	V
$V_{FB}$	Feedback Voltage Reference	Programmable in 4mV steps	0		1	V
$\Delta V_{FB}$	Feedback Voltage Accuracy at FB[2:1] Pin (Note 2)	V <sub>FB</sub> =0.836V	-3	±1	+3	%
g <sub>m</sub>	Error amp transconductance			145		umho
I <sub>EA</sub>	Error amp output drive			±20		μΑ
R <sub>CS</sub>	CS amplifier transresistance	$R_{SENSE} = 0.1\Omega$ , $I_{LOAD} = 350$ mA		8.0		Ω
IXCS	CO ampliner transfesistance	NSENSE - 0. 182, 1LOAD - 330111A		1.6		52
I <sub>OL-SEQ</sub>	PCHSEQ pull down current	V <sub>OL-SEQ</sub> = 1V	60	100		μА
R <sub>DRVL</sub>	LS Gate drive impedance	Output High		6.0		Ω
NDRVL	Lo Gate unive impedance	Output Low		2.5		Ω
V <sub>cl</sub>	Clamp threshold voltage	Programmable	1.0		1.5	V
$V_{cl\_acc}$	Clamp threshold voltage Accuracy	Clamp threshold 1.0 and 1.5V		±5		%
D.C.	Duty Cycle	Maximum (clamp on)	85	90	98	%
D.C.	Duty Cycle	Minimum, PWM mode		16	30	%
Channel 3	- LDO					
V <sub>OUT</sub>	Voltage (nominal set point)	LDOIN3=4.2V, I <sub>LOAD</sub> =0A	+1.5		+3.75	V
$\Delta V_{OUT}$	Voltage accuracy	LDOIN3=4.2V, I <sub>LOAD</sub> =0A, V <sub>OUT</sub> =2.5V	-2.5	±0.5	+2.5	%
$\Delta V_{LINE}$	Line regulation	LDOIN3=4.2V, I <sub>LOAD</sub> =0A,		1		mV/V
$\Delta V_{LOAD}$	Load regulation	Vo=2.5, Vin = 4.2V		1		mV/ mA
$\Delta V_{TRANS}$	Load Transient Regulation	Step Load: 5mA to 50mA C <sub>OUT</sub> = 10uF		50		mV
PSRR	Input Ripple Rejection	LDOIN2=3.8V, $V_{OUT}$ =3.3V $I_{LOAD}$ =50mA, $V_{P-P}$ =200mV, $F$ =1kHz		45		dB
I <sub>OUTMAX</sub>	Maximum output Current	LDOIN3=3.2V, V <sub>OUT</sub> =2.5V	50	75		mA
$V_{DO}$	Dropout voltage	I <sub>LOAD</sub> =50mA		150		mV



DC OPE	RATING CHARACTERISTICS	(CONTINUED)				
(Over com	nmercial operating conditions, unl	ess otherwise noted. All voltage	es are rel	ative to G	ND.)	
Channel	[7:5] – Step-down BUCK					
V <sub>OUT</sub>	Voltage (nominal set point)	VIN[7:5]=4.2V, I <sub>LOAD</sub> =0A	+0.5		VIN	V
$\Delta V_OUT$	Voltage accuracy	Note 2, V <sub>OUT</sub> = 2.5V, T = -40°C to +85°C	-2	±1	+2	%
ΔV <sub>OUT</sub>	Voltage accuracy	Note 2, V <sub>OUT</sub> = 1.2V, T = 0°C to +70°C	-2	±1	VIN	%
V <sub>FB</sub>	Feedback Voltage Reference range	Programmable in 4mV steps	0		1	V
g <sub>m</sub>	Error amp transconductance			160		umho
I <sub>EA</sub>	Error amp output drive			±20		μΑ
R <sub>CS</sub>	CS amplifier transresistance	I <sub>LOAD</sub> = 500mA		1.2		Ω
R <sub>HS</sub>	HS Switch Resistance	I <sub>LOAD</sub> = 500mA		320		mΩ
D	LS Cate drive impedance	Output High		5.5	VIN +2 +2 1 1 1.5	Ω
$R_{DRVL}$	LS Gate drive impedance	Output Low		2.7		Ω
V <sub>cl</sub>	Clamp threshold voltage	Programmable 1.0, 1.1, 1.2, 1.5V	1.0		1.5	V
V <sub>cl_acc</sub>	Clamp threshold voltage Accuracy	Clamp threshold 1.0 and 1.5V		±5		%
		Maximum, V <sub>BATT</sub> = 4.2V		100		%
D.C.	Duty Cycle	Minimum, PWM mode, V <sub>BATT</sub> = 4.2V		15	30	%



DC OPERA	TING CHARACTERISTICS	(CONTINUED)				
(Over comme	rcial operating conditions, unle	ess otherwise noted. All voltag	es are rela	ative to G	ND.)	
Channel 4 –	Step-down BUCK or Step-up	BOOST				
V <sub>OUT</sub>	Voltage (nominal set point, buck)	V <sub>BATT</sub> =4.2V, I <sub>LOAD</sub> =0A	+0.5		+VIN	V
V <sub>OUT</sub>	Voltage (nominal set point, boost)	V <sub>BATT</sub> =4.2V, I <sub>LOAD</sub> =0A	+VIN		+35	V
V <sub>FB</sub>	Feedback Voltage Reference range	Programmable in 4mV steps	0		1	V
$\Delta V_{FB}$	Feedback Voltage Reference	FB[4] Pin, V <sub>FB</sub> = 0.660V, Note 2	-2		+2	%
A <sub>VOL</sub>	Error amp open loop gain			60		dB
I <sub>EA</sub>	Error amp output drive			±20		μА
I <sub>EAB</sub>	Error amp input bias current			9	10	nA
R <sub>DRVH</sub>	HS Gate drive impedance	Output High		15		Ω
DRVH	(buck only)	Output Low		15		Ω
D	LS Gate drive impedance	Output High		15		Ω
$R_{DRVL}$	LS Gate drive impedance	Output Low		15		Ω
		Maximum, V <sub>BATT</sub> = 4.2V	85	93	98	%
D.C. (boost)	Duty Cycle	Minimum, PWM mode, V <sub>BATT</sub> = 4.2V		11	16	%
		Maximum, V <sub>BATT</sub> = 4.2V		100		%
D.C. (buck)	Duty Cycle	Minimum, PWM mode, V <sub>BATT</sub> = 4.2V		7	11	%



DC OPER	ATING CHARACTERISTICS	(CONTINUED)				
	ercial operating conditions, unle		s are rel	ative to GNI	D.)	
Monitoring	Thresholds and Logic Inputs					
$V_{IH}$	Input high voltage			0.7 x VDD_CAP		V
$V_{IL}$	Input low voltage			0.3 x VDD_CAP		V
V <sub>FB</sub>	Feedback Voltage Reference range	Programmable in 4mV steps	0		1	V
V <sub>PBFTH</sub>	Programmable nBATT_FAULT threshold range	Programmable in 150 mV increments	2.55		3.60	V
$\Delta V_{PBFTH}$	nBATT_FAULT accuracy	V <sub>PBFTH</sub> =3.15V	-3		+4	%
V <sub>PPFTH</sub>	Programmable POWER_FAIL threshold range	Programmable in 150 mV increments	2.55		3.60	V
$\Delta V_{PPFTH}$	POWER_FAIL accuracy	V <sub>PPFTH</sub> =3.3V	-3		+4	%
				-5		
P <sub>uvth</sub>	Programmable under	Relative to nominal operating		-10		%
UVTH	voltage threshold	voltage. CH1 to CH7. Note 3.		-15		
			-15	-20	3.60	
				5		
P <sub>OVTH</sub>	Programmable over voltage	Relative to nominal operating		10		%
' OVTH	threshold	voltage. CH1 to CH7. Note 4.		15		, ,
			15	20	25	

Note 1: Contact Summit factory for other frequency settings.

Note 2: Voltage, current and frequency accuracies are only guaranteed for factory-programmed settings. Changing any of these parameters from the values reflected in the customer specific CSIR code will result in inaccuracies exceeding those specified above.

Note 3: The SMB119 device is not intended to function as a battery pack protector. Battery packs used in conjunction with this device need to provide adequate internal protection and to comply with the corresponding battery pack specifications.

Note 4: Guaranteed by Design and Characterization - not 100% tested in Production.

3

 $\mu$ S



#### AC OPERATING CHARACTERISTICS (CONTINUED) (Over commercial operating conditions, unless otherwise noted. All voltages are relative to GND.) **Symbol Parameter Notes** Min Тур Max Unit 1.5 12.5 Programmable power-On Programmable sequence power-on ms t<sub>PPTO</sub> sequence timeout period. position to sequence position delay. 25 50 1.5 12.5 Programmable power-off Programmable power-off sequence ms $t_{\mathsf{DPOFF}}$ sequence timeout period. position to sequence position delay. 25 50 25 Programmable time following assertion of 50 Programmable reset last supply before nRESET pin is released ms t<sub>PRTO</sub> time-out delay high. 100 200 OFF Time between active enable in which corresponding outputs must exceed there 50 Programmable sequence programmed under voltage threshold. If ms $t_{PST}$ termination period exceeded, a force shutdown will be 100 initiated. 200 0 25 PWR\_EN de-bounce When PWR\_EN is programmed as power ms $t_{PDB}$ period on pin. 100 400 POWER\_FAIL timeout Timeout begins after latch is cleared. 3 ms t<sub>PFTO</sub> period nBATT FAULT timeout Timeout begins after fault conditions 3 **t**BFTO ms period cleared. Period for which fault must persist before

fault triggered actions are taken. Present

on all buck, boost, and inverting supplies.

 $t_{PGF}$ 

Programmable glitch filter



	<u> </u>	nless otherwise noted. All voltages are				11
Symbol	Parameter	Notes	Min	Тур	Max	Uni
				400		
	Programmable slew rate reference			200		
				100		
$SR_REF$		Adjustable slew rate factor		66.7	0 .7	V/
SKREF	reference	proportional to output slew rate.		50		V/
				33.3		
				25		
				20		



Symbol	Description	Conditions		100kHz	•	
Syllibol	Description		Min	Тур	Max	Units
f <sub>SCL</sub>	SCL clock frequency		0		100	KHz
T <sub>LOW</sub>	Clock low period		4.7			μS
T <sub>HIGH</sub>	Clock high period		4.0			μS
t <sub>BUF</sub>	Bus free time	Before new transmission - Note 5	4.7			μS
t <sub>SU:STA</sub>	Start condition setup time		4.7			μS
t <sub>HD:STA</sub>	Start condition hold time		4.0			μS
t <sub>SU:STO</sub>	Stop condition setup time		4.7			μS
t <sub>AA</sub>	Clock edge to data valid	SCL low to valid SDA (cycle n)	0.2		3.5	μS
t <sub>DH</sub>	Data output hold time	SCL low (cycle n+1) to SDA change	0.2			μS
t <sub>R</sub>	SCL and SDA rise time	Note 5			1000	ns
t <sub>F</sub>	SCL and SDA fall time	Note 5			300	ns
t <sub>SU:DAT</sub>	Data in setup time		250			ns
t <sub>HD:DAT</sub>	Data in hold time		0			ns
TI	Noise filter SCL and SDA	Noise suppression		100		ns
twr_config	Write cycle time config	Configuration registers			10	ms
t <sub>WR_EE</sub>	Write cycle time EE	Memory array			5	ms

Note 5: Guaranteed by Design

# I<sup>2</sup>C TIMING DIAGRAMS





Figure 4: I<sup>2</sup>C timing diagram



### **EFFICIENCY GRAPHS**





# **VOLTAGE AND CURRENT WAVEFORMS**




Figure 5: Light load inductor current in constant frequency mode (PWM).

Time/Horizontal division =  $1\mu s$ Ch 4 (50mA/Div) = 1.5V (Ch 7) converter output (Green trace)

Figure 6: Light load inductor current in asynchronous mode.

 $Time/Horizontal\ division = 10 \mu s$   $Ch\ 4\ (50mA/Div) = 1.5V\ (Ch\ 7)\ converter\ output\ (Green\ trace)$ 



## **VOLTAGE AND CURRENT WAVEFORMS (CONTINUED)**




Figure 7: Pulse skipping on LSDRV pin while in PFM mode of operation. Switching frequency is proportional to load.

Time/Horizontal division = 1ms
Ch 1(2V/Div) = LSDRV output (Yellow trace)
Ch 4 (50mA/Div) = 150mA load step (Green trace)




Figure 9: Pulse skipping on LSDRV for light load PFM operation

Time/Horizontal division =  $4\mu$ s Ch 1(2V/Div) = LSDRV output (Yellow trace)




Figure 8: Pulse skipping on LSDRV pin while in PFM mode of operation. Switching frequency is proportional to load.

Time/Horizontal division =  $200\mu s$ Ch 1(2V/Div) = LSDRV output (Yellow trace) Ch 4(50mA/Div) = 150mA load step (Green trace)




Figure 10: Forced PWM operation.

Time/Horizontal division = 4μs Ch 1(2V/Div) = LSDRV output (Yellow trace)



### **APPLICATIONS INFORMATION**

# DEVICE OPERATION POWER SUPPLY

The SMB119 can be powered from an input voltage between +2.7 and +6.0 volts applied between the VBATT pin and ground. The SMB119 is optimized for use with a rechargeable single cell Lithium ion battery, but may also be powered from a rectified AC adaptor or three AA batteries. The input voltage applied to the VBATT pin is filtered by an external filter capacitor attached between the VDD\_CAP pin and ground; this filtered voltage is then used as an internal VDD supply. The VDD\_CAP node is monitored by an Under-voltage Lockout (UVLO) circuit, which prevents the device from turning on when the voltage at this node is less than the UVLO threshold.

#### **SHUTDOWN**

A shutdown pin is provided, that disconnects power from the SMB119 and reduces the current consumption to  $0.1\mu A$  when asserted. In this mode all channels are shut off. When asserted the SMB119 will not respond to  $I^2C$  commands.

Once the voltage on the VBATT input supply pin exceeds the UVLO threshold a 10 to 20ms delay must pass before supplies can be enabled. During this period the non-volatile registers are initialized with the default values from the nonvolatile memory.

### **POWER-ON/OFF CONTROL**

Sequencing can be initiated: automatically, by a volatile  $I^2C$  **Power on** command, or by asserting the PWREN pin. When the PWREN pin is programmed to initiate sequencing, it can be level or edge triggered. The PWREN input has a programmable de-bounce time of 100, 50, or 25ms. The de-bounce time can also be disabled.

When configured as a push-button enable, PWREN must be asserted longer than the de-bounce time before sequencing can commence, and pulled low for the same period to disable the channels.

### INDEPENDENT CHANNEL ENABLE CONTROL

Each output can be enabled and disable by an enable signal. The enable signal is can be provided from either the Enable pins or by the contents of the enable register.

When enabling a channel from the enable register, the register contents default state must be set so that the output will be enabled or disabled following a POR (power on reset).

When *Default On* is selected, the channel will turn on after its sequence position is reached or power is

applied—depending on the sequencing type. When *Default Off* is selected, the channel will not turn on until

### **SEQUENCING**

Each channel on the SMB119 may be placed in any one of 7 unique sequence positions, as assigned by the configurable non-volatile register contents. SMB119 navigates between each sequence position using a feedback-based cascade-sequencing circuit. Cascade sequencing is the process in which each channel is continually compared against programmable reference voltage until the voltage on the monitored channel exceeds the reference voltage. at which point an internal sequence position counter is incremented and the next sequence position is entered. In the event that a channels enable input is not asserted when the channel is to be sequenced on, that sequence position will be skipped and the channel in the next sequence position will be enabled.




Figure 11 – Power on sequencing waveforms. Time = 4ms/devision, Scale = 1V/devision

Ch 1 = 3.3V output (Yellow trace)

Ch 2 = 2.5V output (Blue trace)

Ch 3 = 1.8V output (Purple trace)

Ch 4 = 1.2V output (Green trace)



#### **POWER ON/OFF DELAY**

There is a programmable delay between when channels in subsequent sequence positions are enabled. The delay is programmable at 50, 25, 12.5 and 1.5ms intervals. This delay is programmable for each of the seven sequence positions.

#### **MANUAL MODE**

The SMB119 provides a manual power-on mode in which each channel may be enabled individually irrespective of the state of other channels. In this mode, the enable signal has complete control over the channel, and all sequencing is ignored. In Manual mode, channels will not be disabled in the event of a UV/OV fault on any output or the VBATT pin.

#### **FORCE-SHUTDOWN**

When a battery fault occurs, a UV/OV is detected on any output, or an I<sup>2</sup>C force-shutdown command is issued, all channels will be immediately disabled, ignoring sequence positions or power off delay times.

### **SEQUENCE TERMINATION TIMER**

At the beginning of each sequence position, an internal programmable timer will begin to time out. When this timer has expired, the SMB119 will automatically perform a force-shutdown operation. This timer is user programmable with a programmable sequence termination period ( $t_{PST}$ ) of 50, 100, 200 ms; this function can also be disabled.

### **POWER OFF SEQUENCING**

The SMB119 has a power-off sequencing operation. During a power off operation, the supplies will be powered off in the reverse order they where powered on in.

When a power-off command is issued the SMB119 will set the sequence position counter to the last sequence position and disable that channel without soft-start control; once off, the power off delay for the channel(s) in the next to last sequence position will begin to timeout, after which that channel(s) will be disabled. This process will continue until all channels have been disabled and are off. The programmable

If a channel fails to turn off within the sequence termination period, the sequence termination timer will initiate a force shutdown, if enabled.

#### INPUT AND OUTPUT MONITORING

The SMB119 monitors all outputs for under-voltage (UV) and over-voltage (OV) faults. The monitored levels are user programmable, and may be set at 5, 10, 15, and 20 percent of the nominal output voltage.

The VBATT pin is monitored for two user-programmable UV settings. The VBATT UV settings are programmable from 2.55V to 3.45V in 150mV increments. Once the UV/OV voltage set points have been violated, the SMB119 can be programmed to respond in one of three ways, perform: a power-off operation, a force-shutdown operation and-or it can trigger the nRESET/HEALTHY pin.

#### **SOFT START**

The SMB119 provides a programmable soft-start function for all PWM outputs. The soft-start control limits the slew rate that each output is allowed to ramp up without the need for an external capacitor. The soft start slew rate is proportional to the product of the output voltage and a slew rate reference. This global reference is programmable and may be set to 400, 200, 100, 67, 50, 33, 25, and 20 Volts per second. The slew rate control can also be disabled on any channel not requiring the feature.




Figure 12 – The output voltage is set by the voltage divider. The VREF voltage is programmable from 0 to 1.0 volt in 4mV increments via the I<sup>2</sup>C interface






Figure 13 - Power-on sequencing flow chart.



#### **BATTERY MONITORING**

The battery voltage is monitored for two user-programmable UV settings via the VBATT pin. Monitoring is accomplished by a comparator-based approach, in which a programmable voltage reference is compared against the monitored signal. Each channel possesses a dedicated reference voltage generated by a programmable level shifting digital to analog converter.

The SMB119 contains two user programmable voltagemonitoring levels (POWER\_FAIL, nBATT\_FAULT), one of which triggers a corresponding status pin when exceeded. Battery voltage, like all monitored voltages, is compared against a user programmable voltage set internally by a digital to analog converter.

When asserted, the POWER\_FAIL pin is latched and will not be released as long as the voltage on the battery is below the POWER\_FAIL level. Once the voltage on the battery has risen above the POWER\_FAIL level the following condition will clear the latch and allow the POWER\_FAIL pin to be released: an I<sup>2</sup>C POWER FAIL CLEAR command is issued. Once this condition has been met, the POWER\_FAIL pin will be released after a power-fail timeout period (t<sub>PFTO</sub>) of 3.0-4.5ms. The POWER\_FAIL level is user programmable from 2.55-3.6.0V at 150 mV increments.

When the voltage at the VBATT pin falls below the second user programmable level, the active low nBATT\_FAULT pin will be asserted. This pin is not latched and is used to indicate the impending loss of power to the SMB119. After the nBATT\_FAULT pin has been asserted, a battery fault timeout period ( $t_{\rm BFTO}$ ) of 3.0-4.5ms must pass in which the battery voltage exceeds the nBATT\_FAULT threshold before it will be released. The nBATT\_FAULT threshold is user programmable from 2.55-3.6.0V at 150 mV increments.

Upon assertion of either the nBATT\_FAULT or POWER\_FAIL pin the SMB119 can be programmed to respond in one of three ways, it may perform: a power-off operation, a force-shutdown operation, or take no action. When programmed to perform a power-off or force-shutdown operation the SMB119 can optionally be programmed to latch the outputs off until the power on pin is toggled or an I<sup>2</sup>C power-on command is issued.

### LDO STANDBY VOLTAGE

The LDO has a programmable output voltage from 1.5V to 3.75V. It is capable of supplying up to 80mA and has UV and OV monitoring levels with corresponding fault responses. The channel 3 LDO can be sequenced on

in any of the eight sequence positions, and can be enabled and disabled at any time.

#### **SOFT START**

The SMB119 provides a programmable soft-start function for all PWM outputs. The soft-start control limits the slew rate that each output is allowed to ramp up without the need for an external capacitor. The soft start slew rate is proportional to the product of the output voltage and a slew rate reference; see Figure 6. This global reference is programmable and may be set to 400, 200, 100, 67, 50, 33, 25, and 20 volts per second. The slew rate control can also be disabled on any channel not requiring the feature.

#### **OUTPUT VOLTAGE**

The PWM output voltages are set by a resistive voltage divider from the output to the COMP1 node. For the buck channels (Ch[7:5]), the voltage divider is internal to the part and programmable. The resistive divider may be set by adjusting a  $100k\Omega$  resistor string with 8 taps from R1 =  $20\text{-}90k\Omega$ . For the boost outputs (Ch[2:1]), the resistive divider is external and any appropriate value of R1 an R2 can be chosen. The reference voltage that sets the output is user programmable, and may be set anywhere from 0-1.000 volt at 4mV increments.

### PROGRAMMABLE SWITCHING FREQUENCY

The SMB119 has a 1000kHz switching frequency. If a different frequency is desirable, please contact the Summit factory.

### **DYNAMIC VOLTAGE MANAGEMENT**

The SMB119 has three voltage settings, nominal, margin high, and margin low. The nominal setting is the voltage that the converter regulates at by default, while the margin high and margin low voltages are transitioned to by means of a volatile I<sup>2</sup>C write command. A status register is provided to indicate the current margin state of each channel.

A seven level margining option is also available for channels 4 and 5 of the SMB119 device. When enabled, seven level margining allows channels 4 and 5 to be dynamically modified to one of seven predetermined voltage levels. When seven level margining is enabled channels 3, 6 and 7 loose the margin high and margin low settings.

While a channel is dynamically changing its voltage the UV/OV flags can be disabled temporarily, allowing the channels time to reached the new voltage settings.

Note: Configuration writes or reads of registers should not be performed while dynamic voltage management.



#### **BUCK CONVERTERS**

The SMB119 has three synchronous buck converters with integrated p-channel MOSFETS and a driver for an external NFET, see Figure 14. Each channel has an output voltage range from the input supply to approximately 0.5V.




Figure 14 – Buck channel with internal PFET. Buck Channel Asynchronous Operation

The Buck converters use either a constant frequency or variable frequency current mode control technique.

During the fixed frequency PWM mode of operation, the converter switches at a fixed frequency and modulates the duty cycle to attain the correct output voltage. This can lead to "charge shuttling" under light load conditions were the charge transferred to the output capacitor during the on time of the PFET is discharged to ground during the on time of the NFET. This mode of operation is desirable in situations requiring low voltage ripple, the ability to sink current, or a known switching frequency for all loads.

During the PFM mode of operation the converter operates asynchronously where the NFET is held off and the body diode of the FET is used as a "catch" diode: preventing the voltage on the switch node from falling below ground by more than a diode drop. It is desirable to operate asynchronously under light load so that charge shuttling does not occur. The asynchronous operation allows the converter to only switch when the voltage falls below the error amplifier reference voltage. While it is advantageous to operate asynchronously for light load currents, it is less efficient for moderate loads where the power loss across the forward voltage drop of the diode leads to decreased efficiency. To increase the efficiency for these moderate load conditions an external schottky diode can be placed in parallel with the body diode of the FET.

To maximize the converter efficiency for both light and heavy loads the Buck converters automatically switch from PFM to PWM mode. The PWM to PFM crossover is accomplished by observing the voltage on the COMP pin, the voltage on the COMP pin is directly proportional to the load current. When the voltage on the COMP pin falls below a programmable reference, the converter operates in PFM. The NFET driver will stay in the off state until the voltage on the COMP pin rises above the PFM to PWM crossover voltage.

Each channel has an over current protection mechanism. When a channel reaches its current limit, the output voltage will be reduced as the load rises. This is accomplished by clamping the COMP node to one of four programmable settings. The over-current level can be programmed to four different levels by clamping the error amplifier's output voltage to a programmable voltage.

All current limits and PFM to PWM crossover currents are calculated by the GUI interface.

The output of all Buck converters is determined by the portion of the switching period for which the inductor voltage is at the converter supply voltage; this percentage is referred to as the duty cycle. For a Buck channel operating synchronously, duty cycle and the output voltage are related by equation 1 below:

Equation 1: Vo = D \* Vin

Each Buck converter can operate up to 100% duty cycle allowing the output to equal the input. The minimum voltage is determined by the minimum duty cycle listed in the electrical specifications section. For a Buck converter operating in PFM mode the duty cycle is essentially 0% implying that the output can go to ground.

Each converter has a separate VIN input used to power the converter. This supply attaches to the source of the integrated PFET. It is important to connect an input (or Bulk) as close to the VIN pin as possible. For information on the type of capacitor to use, refer to the component selection section.



#### **BOOST CONTROLLERS**

The SMB119 has two asynchronous current mode Boost converters with over-current protection and either a PWM or PFM mode of operation.

When configured as a current mode Boost, a sense resistor must be added, externally, in series with the source of the N-channel MOSFET, see Figure 15. The over-current circuitry is identical to that descried for the Buck converter, and the current limit is displayed in the GUI.

The PWM to PFM crossover current is identical to the circuitry used for the Buck converter, we monitor the voltage on the COMP node and when the voltage is below a programmable reference the NFET is held off.

The Boost converter has a fixed PWM option, when enabled the Boost channel will switch every cycle keeping the ripple voltage low. Care must be taken in selecting the PWM option on the Boost channel, as this converter does not have the ability to shuttle charge. As a result, the load must be sufficient to deplete the deposited charge every cycle or else the output voltage will rise above the output set point.

The driver supplies for the boost converters are powered from the VDDP supply pin. Therefore, without voltage on the VDDP input the Boost converters will not function.

The output of all Boost channels is determined by the portion of the switching period for which the inductor voltage is at ground; this percentage is referred to as the duty cycle. For a Boost converter, when the inductor current does not go to zero Amperes during the cycle (CCM), the relation between the duty cycle and the output voltage is determined by Equation 2:


Equation 2: 
$$Vo = \left(\frac{1}{1-D}\right) * Vin$$

The maximum duty cycle the boost converter can achieve is determined by the max duty cycle spec in the electrical specification section of the datasheet.

### **BOOST OR BUCK CONTROLLER**

The SMB119 has one voltage mode output that can be configured as either a Boost or a Buck converter, but not both; see Figures 16 and 17. When configured as a Buck the output voltage can only be less than or equal to the input voltage. When a hardware modification is preformed, the output can function as a Boost, whose output voltage is greater than the input voltage. As a voltage mode converter, this channel has no inherent over current protection and requires a type three-compensation network. Since the FETs are external for

this channel, the output current capabilities can be scaled by choosing larger components.



**Figure 15: Boost Converter** 




Figure 16: Buck or Boost configures as boost




Figure 17: Buck or Boost configures as buck



### COMPONENT SELECTION

#### Inductor:

The starting point design of any and DC/DC converter is the selection of the appropriate inductor for the application. The optimal inductor value will set the inductor current at 30% of the maximum expected load current. The inductors current for Buck and Boost converters are as follows:

Buck: Equation 3: 
$$L = \frac{Vo(V_{IN} - Vo)}{Vin * 0.3 * I_{MAX} * f}$$

Boost: Equation 4: 
$$L = \frac{V_{IN}(V_O - V_{IN})}{V_O * 0.3 * I_{MAX} * f}$$

Where Vo is the output voltage, VIN is the input voltage, f is the frequency, and  $I_{\text{MAX}}$  is the max load current.

For example: For a 1.2V output and a 3.6V input with a 500mA max load, and a 1MHz switching frequency the optimal inductor value is:

$$L = \frac{1.2(3.6 - 1.2)}{3.6 * 0.3 * 0.5 * 1E6} = 5.3uH$$

Choosing the nearest standard inductor value we select a 5.6uH inductor. It is important that the inductor has a saturation current level greater than 1.2 times the max load current.

Other parameters of interest when selecting an inductor are the DCR (DC winding resistance). This has a direct impact on the efficiency of the converter. In general, the smaller the size of the inductor is the larger the resistance. As the DCR goes up the power loss increases according to the I<sup>2</sup>R relation. As a result choosing a correct inductor is often a trade off between size and efficiency.

#### **Input Capacitor**

Each converter should have a high value low impedance input (or bulk) capacitor to act as a current reservoir for the converter stage. This capacitor should be either a X5R or X7R MLCC (multi-layer-ceramic capacitor). The value of this capacitor is normally chosen to reflect the ratio of the input and output voltage with respect to the output capacitor. Typical values range from 2.2uF to 10uF.

For Buck converters, the input capacitor supplies square wave current to the inductor and thus it is critical to place this capacitor as close to the PFET as possible

in order to minimize trace inductance that would otherwise limit the rate of change of the current. While the placement of this inductor for Boost channels is not as critical as with the Buck channels, each Boost must still have its own reservoir capacitor.

#### **Output capacitor**

Each converter should have a high value low impedance output capacitor to act as a current reservoir for current transients and to. This capacitor should be either a X5R or X7R MLCC.

For a Buck converter, the value of this capacitance is determined by the maximum expected transient current. Since the converter has a finite response time, during a load transient the current is provided by the output capacitor. Since the voltage across the capacitor drops proportionally to the capacitance, a higher output capacitor reduces the voltage drop until the feedback loop can react to increase the voltage to equilibrium.

For the Boost converters, the output is disconnected from the inductor while the diode is reverse biased. This means that the entire load current is being taken from the output capacitance for this portion of the duty cycle. For this reason it is necessary to choose the output capacitor such that the cycle-to-cycle voltage droop is minimized to be within system limits.

The voltage drop can be calculated according to:

Equation 5: 
$$V = \frac{I * T}{C}$$

Where I is the load or transient current, T is the time the output capacitor is supporting the output and C is the output capacitance. Typical values range from 10uF to 44uF.

Other important capacitor parameters include the Equivalent Series Resistance (E.S.R) of the capacitor. The ESR in conjunction with the ripple current determines the ripple voltage on the output, for typical values of MLCC the ESR ranges from 2-10m $\Omega$ . In addition, carful attention must be paid to the voltage rating of the capacitor the voltage rating of a capacitor must never be exceeded. In addition, the DC bias voltage rating can reduce the measured capacitance by as much as 50% when the voltage is at half of the max rating, make sure to look at the DC bias de-rating curves when selecting a capacitor.

#### **MOSFETS**

When selecting the appropriate FET to use attention must be paid to the gate to source rating, input capacitance, and maximum power dissipation.



Most FETs are specified by an on resistance (RDS $_{ON}$ ) for a given gate to source voltage (V $_{GS}$ ). It is essential to ensure that the FETs used will always have a V $_{GS}$  voltage grater then the minimum value shown on the datasheet. It is worth noting that the specified V $_{GS}$  voltage must not be confused with the threshold voltage of the FET.

The input capacitance must be chosen such that the rise and fall times specified in the datasheet do not exceed ~5% of the switching period.

To ensure the maximum load current will not exceed the power rating of the FET, the power dissipation of each FET must be determined. It is important to look at each FET individually and then add the power dissipation of complementary FETs after the power dissipation over one cycle has been determined. The Power dissipation can be approximated as follows:

Equation 6: 
$$P \sim R_{DSON} * I_L^2 * T_{ON}$$

Where  $T_{\text{ON}}$  is the on time of the primary switch.  $T_{\text{ON}}$  can be calculated as follows:

### **Equations 7, 8, 9:**

$$Buck - NFET : (1 - \frac{V_O}{V_{IN}}) * T$$

$$Buck-PFET: \frac{V_O}{V_{IN}} * T$$

$$Boost: (\frac{V_O - V_{IN}}{V_O}) * T$$

### Compensation:

Summit provides a design tool to called Summit Power Designer" that will automatically calculate the compensation values for a design or allow the system to be customized for a particular application. The power designer software can be found at <a href="http://www.summitmicro.com/prod\_select/xls/SummitPo">http://www.summitmicro.com/prod\_select/xls/SummitPo</a> werDesigner Install.zip.






Figure 18 – Applications schematic shown the SMB119 programmable power manager.



### **DEVELOPMENT HARDWARE & SOFTWARE**

The end user can obtain the Summit SMX3200 programming system for device prototype development. The SMX3200 system consists of a programming Dongle, cable and Windows<sup>TM</sup> GUI software. It can be ordered on the website or from a local representative. The latest revisions of all software and an application brief describing the SMX3200 is available from the website (<a href="https://www.summitmicro.com">www.summitmicro.com</a>).

The SMX3200 programming Dongle/cable interfaces directly between a PC's parallel port and the target application. The device is then configured on-screen via an intuitive graphical user interface employing drop-down menus.

The Windows GUI software will generate the data and send it in I<sup>2</sup>C serial bus format so that it can be directly downloaded to the SMB119 via the programming Dongle and cable. An example of the connection interface is shown in Figure 19.

When design prototyping is complete, the software can generate a HEX data file that should be transmitted to Summit for approval. Summit will then assign a unique customer ID to the HEX code and program production devices before the final electrical test operations. This will ensure proper device operation in the end application.

Top view of straight 0.1" x 0.1 closed-side connector. SMX3200 interface cable connector.




Figure 19 – SMX3200 Programmer I<sup>2</sup>C serial bus connections to program the SMB119.



### I<sup>2</sup>C PROGRAMMING INFORMATION

### **SERIAL INTERFACE**

Access to the configuration registers, general-purpose memory and command and status registers is carried out over an industry standard 2-wire serial interface (I<sup>2</sup>C). SDA is a bi-directional data line and SCL is a clock input. Data is clocked in on the rising edge of SCL and clocked out on the falling edge of SCL. All data transfers begin with the MSB. During data transfers, SDA must remain stable while SCL is high. Data is transferred in 8-bit packets with an intervening clock period in which an Acknowledge is provided by the device receiving data. The SCL high period (t<sub>HIGH</sub>) is used for generating Start and Stop conditions that precede and end most transactions on the serial bus. A high-to-low transition of SDA while SCL is high is considered a Start condition while a low-to-high transition of SDA while SCL is high is considered a Stop condition.

The interface protocol allows operation of multiple devices and types of devices on a single bus through unique device addressing. The address byte is comprised of a 7-bit device type identifier (slave address). The remaining bit indicates either a read or a write operation. Refer to Table 1 for a description of the address bytes used by the SMB119.

The device type identifier for the memory array, the configuration registers and the command and status registers are accessible with the same slave address. The slave address can be can be programmed to any seven bit number  $0000000_{BIN}$  through  $111111_{BIN}$ .

#### **WRITE**

Writing to the memory or a configuration register is illustrated in Figures 20, 21, 23, and 24. A Start condition followed by the slave address byte is provided by the host; the SMB119 or SMB119X respond with an Acknowledge; the host then responds by sending the memory address pointer or configuration register address pointer; the SMB119 responds with an acknowledge; the host then clocks in one byte of data. For memory and configuration register writes, up to 15 additional bytes of data can be clocked in by the host to write to consecutive addresses within the same page.

After the last byte is clocked in and the host receives an Acknowledge, a Stop condition must be issued to initiate the nonvolatile write operation.

#### READ

The address pointer for the non-volatile configuration registers and memory registers as well as the volatile command and status registers must be set before data can be read from the SMB119. This is accomplished by issuing a dummy write command, which is a write command that is not followed by a Stop condition. A dummy write command sets the address from which data is read. After the dummy write command is issued, a Start command followed by the address byte is sent from the host. The host then waits for an Acknowledge and then begins clocking data out of the slave device. The first byte read is data from the address pointer set during the dummy write command. Additional bytes can be clocked out of consecutive addresses with the host providing an Acknowledge after each byte. After the data is read from the desired registers, the read operation is terminated by the host holding SDA high during the Acknowledge clock cycle and then issuing a Stop condition. Refer to Figures 22, and 25 for an illustration of the read sequence.

#### **CONFIGURATION REGISTERS**

The configuration registers are grouped with the general-purpose memory. Writing and reading the configuration registers is shown in Figures 20, 21 and 22.

### **GENERAL-PURPOSE MEMORY**

The 96-byte general-purpose memory block is segmented into two continuous independently lockable blocks. The first 48-byte memory block begins at register address pointer  $A0_{HEX}$  and the second memory block begins at the register address pointer  $C0_{HEX}$ ; see Table 2. Each memory block can be locked individually by writing to a dedicated register in the configuration memory space. Memory writes and reads are shown in Figures 23, 24, and 25.



### **GRAPHICAL USER INTERFACE (GUI)**

Device configuration utilizing the Windows based SMB119 graphical user interface (GUI) is highly recommended. The software is available from the Summit website (<a href="www.summitmicro.com">www.summitmicro.com</a>). Using the GUI in conjunction with this datasheet, simplifies the process of device prototyping and the interaction of the various functional blocks. A programming Dongle

(SMX3200) is available from Summit to communicate with the SMB119. The Dongle connects directly to the parallel port of a PC and programs the device through a cable using the I<sup>2</sup>C bus protocol. See Figure 19 and the SMX3200 Data Sheet.

Slave Address	Register Type
ANY	Configuration Registers are located in 00 <sub>HEX</sub> thru 9F <sub>HEX</sub>
	General-Purpose Memory Block 0 is located in A0 <sub>HEX</sub> thru BF <sub>HEX</sub>
	General-Purpose Memory Block 1 is located in C0 <sub>HEX</sub> thru FF <sub>HEX</sub>

Table 2 - Address bytes used by the SMB119.







Figure 20 - Configuration Register Byte Write







Figure 21 - Configuration Register Page Write








Figure 22 - Configuration Register Read





Figure 23 - General Purpose Memory Byte Write







Figure 24 - General Purpose Memory Page Write










Figure 25 - General Purpose Memory Read



# **PACKAGE**







 $\begin{array}{ccc} \text{Inches Max} \begin{bmatrix} \text{mm Max} \\ \text{mm Min} \end{bmatrix} \end{array}$ 



### **PART MARKING**



### ORDERING INFORMATION



#### NOTICE

NOTE 1 - This is a *Final* data sheet that describes a Summit product currently in production.

SUMMIT Microelectronics, Inc. reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. SUMMIT Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, SUMMIT Microelectronics, Inc. shall not be liable for any damages arising as a result of any error or omission.

SUMMIT Microelectronics, Inc. does not recommend the use of any of its products in life support or aviation applications where the failure or malfunction of the product can reasonably be expected to cause any failure of either system or to significantly affect their safety or effectiveness. Products are not authorized for use in such applications unless SUMMIT Microelectronics, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of SUMMIT Microelectronics, Inc. is adequately protected under the circumstances.

Revision 3.0 - This document supersedes all previous versions. Please check the Summit Microelectronics Inc. web site at <a href="https://www.summitmicro.com">www.summitmicro.com</a> for data sheet updates.

© Copyright 2006 SUMMIT MICROELECTRONICS, Inc.

PROGRAMMABLE POWER FOR A GREEN PLANET™

I<sup>2</sup>C is a trademark of Philips Corporation Xscale is a trademark of Marvell Technology Group Ltd.