EF6801 • EF6803

MICROCOMPUTER/MICROPROCESSOR (MCU/MPU)


The EF6801 is an 8-bit single-chip microcomputer unit (MCU) which significantly enhances the capabilities of the 6800 family of parts. It includes an upgraded 6800 microprocessor unit (MPU) with upward-source and object-code compatibility. Execution times of key instructions have been improved and several new instructions have been added including an unsigned multiply. The MCU can function as a monolithic microcomputer or can be expanded to a 64K byte address space. It is TTL compatible and requires one + 5-volt power supply. On-chip resources include 2048 bytes of ROM, 128 bytes of RAM, a Serial Communications Interface (SCI), parallel I/O, and a three function Programmable Timer. The EF6803 can be considered as an EF6801 operating in Modes 2 or 3. EF6801 MCU Family features include:


- Enhanced EF6800 Instruction Set
- 8 x 8 Multiply Instruction
- Serial Communications Interface (SCI)
- Upward Source and Object Code Compatibility with the 6800
- 16-Bit Three-Function Programmable Timer
- Single-Chip or Expanded Operation to 64K Byte Address Space
- Bus Compatibility with the 6800 Family
- 2048 Bytes of ROM (EF6801)
- 128 Bytes of RAM
- 64 Bytes of RAM Retainable During Powerdown
- 29 Parallel I/O and Two Handshake Control Lines
- Internal Clock Generator with Divide-by-Four Output.
- Complete Development System Support on DEVICE®.
- -40°C to + 85°C Temperature range
- −40°C to + 105°C Temperature range

HMOS

(HIGH-DENSITY N-CHANNEL, SILICON-GATE)


MICROCOMPUTER/ MICROPROCESSOR





 ${\sf DEVICE}^{\textcircled{\it B}} {\sf is THOMSON SEMICONDUCTEURS' development/emulation tool.}$

FIGURE 1 - 6801/6803 BLOCK DIAGRAM



(1) No functioning ROM in EF6803

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{JA}) \tag{1}$$

Where

TA = Ambient Temperature, °C

θJA = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT ■ ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT

PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_J + 273 °C)$$
 12)

Solving equations 1 and 2 for K gives: $K = P_D \bullet (T_A + 273 \circ C) + \theta_{JA} \bullet P_D^2$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	VCC	- 0 3 to + 10	V
nput Voltage	V _{In}	-03 to -10	\
Operating Temperature Range EF6801/03, EF6801/03.1, EF68A01.03, EF6801/03, EF6801/03.1 : V surfix EF6801/03, EF6801/03.1 : A surfix	ТД	T _C to T _M 0 to 20 40 to 85 - 40 to 106	Ţ
Storage Temperature Range	T _{Stg}	55 to - 150	-c

This device contains pircuitry to protect the inputs against damage due to high static voltages or electric fields, however. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages. to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range VSS ≤ (Vin or Vout) ≤ VCC Input protection is enhanced by connecting unused inputs to either VDD or VSS.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating
Thormal Resistance			
Plastic.	θ_{JA}	640	17.5
PLCC	_	100	

CONTROL TIMING (VCC) 500 V ±5% VSS (0.14 C) 73 D.

Characteristic			EF6801		EF6801-1		BA01	EF68B01		T	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Frequency of Operation	1.0	Ûα	1.0	0.5	1 25	0.5	1.5	0.5	2 C	MHz	
Crysta Frequency	TXTAL	2.0	4.0	2.0	5.0	2.0	60	2.0	8.0	МН2	
External Oscillator Frequency	4',	2.0	4 ()	2.0	5.0	20	6.0	2.0	8.0	Мнг	
Crystal Oscelator Start Up Time	3nd	l	100		100		10C		100	rins	
Processor Control Setup Time	¹PCS	200	1	170		140	;	116	 	ns	

DC ELECTRICAL CHARACTERISTICS $-v_{CC} = 5.0 \text{ V/dc} + 5 \text{ m} - \frac{v_{SS} = 0.0 \text{ A}}{2.00 \text{ M}} + \frac{v_{CC}}{2.00 \text{ M}} +$


		EF6801/03 0°C to + 70°C		EF68 -40°C t	01/03 o + 85°C	EF686 -40°C to		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
rout High Voltage RESET Other Inputs	Vit	VSS - 40 VSS - 20		V _{SS} + 40 V _{SS} + 22		VSS+40 VSS+22		V
"reat Lew Voltage All Inputs	V:1						VSS • 0.8	V
Input Load Current Port4 (V _{In} = 0 to 2 4 V) SC:	l _m		0.5 0.8	- 33	08		0.8 10	mA
Input Leakage Current V _{III} = 0 to 5 25 V: NM. IROT, RESET	lin		2.5		5.0		50	μΑ
Hi Z (Off State) (nput Current V _{In} = 0.5 to 2.4 V) Ports 1, 2, and 3	181		'0		20	-	20	μĀ
Output High Voltage Vi _{Load} 65 μA, V _{CC} Mini * E, Port 4, SC1, SC2 Vi _{Load} = + 100 μA, V _{CC} = Mini Other Outputs	VОН	V _{SS} • ? 4 V _{SS} • 2 4		V _{SS} - 24 V _{SS} - 24		VSS+24 VSS+24		٧
Cutput Low Voltage IILoad = 2.0 mA, VCC = Min) All Outputs	v _{OL}		V _{SS} + 0.5		VSS+06	-	VSS+06	V
Darlington Drive Current (V _O = 1.5 V) Port 1	Тон	1.0	4.0	1.0	5.0	10	5.0	mA
Internal Power Dissipation (Measured at TA = TL in Steady State Operation)	PINT		1200		1500		1500	mW
Input Capacitance	C _{in}		12.5 10	-	12 5 10	-	12 5 10	ρF
V _{CC} Standby Powerdown Powerup	V _{SBB} V _{SB}	4 C 4 75	5 25 5 25	4 0 4 75	5 25 5 25	4 0 4 75	5 25 5 25	v
Standby Current Powerdown	^I SBB		60	-	8.0	-	8.0	mA

^{*}Negotiable to 100 µA (for further information contact the factory).

PERIPHERAL PORT TIMING (Refer to Figures 2.5)


Characteristics		Symbol EF68		EF6801-1 EF6803-1		EF68A01 EF68A03		EF68801 EF68803		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	l
Peripheral Data Setup Time	1PDSU	200	-	200	-	150	-	100		ns
Peripheral Data Hold Time	tPDH	200		200	T -	150		100		ns
Delay Time, Enable Positive Transition to OS3 Negative Transition	[†] OSD1		350		350	-	300	_	250	ns
Delay Time, Enable Positive Transition to OS3 Positive Transition	tosp2	-	350	-	350	-	300	-	250	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	tpwd		350		350	-	300	-	250	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	¹CMOS		2.0		20	-	2.0	-	20	μS
Input Strobe Pulse Width	†PWIS	200		200	-	150	_	100		ns
Input Data Hold Time	٩н	50	-	50		40		30		ns
Input Data Setup Time	tis	20	-	20		20		20	-	ns.

FIGURE 2 — DATA SETUP AND HOLD TIMES (MPU READ)



*Port 3 Non-Latched Operation (LATCH ENABLE 0)


FIGURE 3 — DATA SETUP AND HOLD TIMES (MPU WRITE)



NOTES:


- 1 10 k Pullup resistor required for Port 2 to reach 0.7 VCC
- 2 Not applicable to P21
- 3 Port 4 cannot be pulled above VCC

FIGURE 4 ~ PORT 3 OUTPUT STROBE TIMING (EF6801 SINGLE-CHIP MODE)



OSS = 1, a write)

FIGURE 5 - PORT 3 LATCH TIMING (EF6801 SINGLE-CHIP MODE)



NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volt. and a high voltage of 2.0 volts, unless otherwise noted.

BUS TIMING (See Notes 1 and 2)

ldent. Number	Characteristics	Symbol	EF6801 EF6803		EF6801-1 EF6803-1		EF68A01 EF68A03		EF68B01 EF68B03		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	1
1	Cycle Time	teve	1.0	2.0	0.8	2.0	0.667	2.0	0.5	2.0	μS
2	Pulse Width, E Low	PWEL	430	1000	360	1000	300	1000	210	1000	ns
3	Pulse Width, E High	PWEH	450	1000	360	1000	300	1000	220	1000	ns
4	Clock Rise and Fall Time	t _r , t _f	-	25	-	25	-	25	-	20	ns
9	Address Hold Time	tдн	20	-	20	_	20	_	10	-	ns
12	Non-Muxed Address Valid Time to E*	tAV	200	_	150	-	115	-	70	-	ns
17	Read Data Setup Time	†DSR	80	-	70		60	_	40	_	ns
18	Read Data Hold Time	†DHR	10		10	-	10	_	10		ns
19	Write Data Delay Time	tDDW	-	225	-	200	_	170	_	120	ns
21	Write Data Hold Time	tDHW.	20	-	20	_	20	-	10		ns
22	Muxed Address Valid Time to E Rise*	^t AVM	200	-	150	-	115	_	80	-	ns
24	Muxed Address Valid Time to AS Fall*	†ASL	60	_	50	-	40		20	-	ns
25	Muxed Address Hold Time	^t AHL	20	-	20	-	20	-	10	_	ns
26	Delay Time, E to AS Rise*	¹ASD	90**	_	70**	-	60**	_	45**		ns
27	Pulse Width, AS High*	PWASH	220	-	170	-	140	_	110	-	ns
28	Delay Time, AS to E Rise*	†ASED	90	-	70	-	60	_	45	-	пѕ
29	Usable Access Time*	TACC	595	_	465	-	380	_	270	_	ns

^{*}At specified cycle time.

R/W, Address
(Non-Muxed)

Addr/ Data
Muxed

Addr/ Data
Muxed

Addr/ Data
Muxed

Addr/ Data
Muxed

Address
Strobe (AS)

NOTES

FIGURE 6 - BUS TIMING

- 1. Voltage levels shown are $V_L \le 0.5$ V, $V_H \ge 2.4$ V, unless otherwise specified.
- 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified
- 3 Usable access time is computed by 12+3-17+4
- 4. Memory devices should be enabled only during E high to avoid Port 3 bus contention

^{** 1}ASD parameters listed assume external TTL clock drive with 50 % ± 5 % duty cycle. Devices driven by an external TTL clock with 50 % ± 1 % duty cycle or which use a crystal have the following (1ASD specifications 100 ns min. (1.0 MHz devices), 80 ns min. (1.25 MHz devices), 65 ns min. (1.5 MHz devices), 50 ns min. (2.0 MHz devices).

FIGURE 7 - CMOS LOAD





FIGURE 8 -- TIMING TEST LOAD PORTS 1, 2, 3, 4



INTRODUCTION

The EF6801 is an 8-bit monolithic microcomputer which can be configured to function in a wide variety of applications. The facility which provides this extraordinary flexibility is its ability to be hardware programmed into eight different operating modes. The operating mode controls the configuration of 18 of the 40 MCU pins, available on-chip resources, memory map, location (internal or external) of interrupt vectors, and type of external bus. The configuration of the remaining 22 pins is not dependent on the operating mode.


Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a Data Register and a write-only Data Direction Register. The Data Direction Register is used to define whether corresponding bits in the Data Register are configured as an input (clear) or output (set).

The term "port," by itself, refers to all of the hardware associated with the port. When the port is used as a "data port" or "I/O port," it is controlled by the port Data Direction Register and the programmer has direct access to the port pins using the port Data Register. Port pins are labled as Pij where i identifies one of four ports and j indicates the particular bit.

The Microprocessor Unit (MPU) is an enhanced EF6800 MPU with additional capabilities and greater throughput. It is upward source and object code compatible with the EF6800. The programming model is depicted in Figure 19, where Accumulator D is a concatenation of Accumulators A and B. A list of new operations added to the 6800 instruction set are shown in Table 1.

The EF6803 can be considered an EF6801 that operates in Modes 2 and 3 only.

FIGURE 9 - PROGRAMMING MODEL



OPERATING MODES

The EF6801 provides eight different operating modes (Modes 0 through 71, the EF6803 provides two operating modes (Modes 2 and 3). The operating modes are hardware selectable and determine the device memory map, the configuration of Port 3, Port 4, SC1, SC2, and the physical location of the interrupt vectors.

FUNDAMENTAL MODES

The eight operating modes can be grouped into three fundamental modes which refer to the type of bus it supports. Single Chip, Expanded Non-Multiplexed, and Expanded Multiplexed Single chip modes include 4 and 7, Expanded Non-Multiplexed is Mode 5 and the remaining five are Expanded Multiplexed modes. Table 2 summarizes the characteristics of the operating modes.

EF6801 Single-Chip Modes (4,7)

In the Single-Chip Mode, the four MCU ports are configured as parallel input/output data ports, as shown in Figure 10. The MCU functions as a monolithic microcomputer in these two modes without external address or data buses. A maximum of 29 I/O lines and two Port 3 control lines are provided. Peripherals or another MCU can be interfaced to Port 3 in a loosely coupled dual processor configuration, as shown in Figure 11.

TABLE 1 - NEW INSTRUCTIONS

Instruction	Description
ABX	Unsigned addition of Accumulator B to Index Register
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator
ASLD or LSLD	Shifts the double accumulator left (towards MSB) one bit, the LSB is cleared and the MSB is shifted into the C-bit
BHS	Branch if Higher or Same, unsigned conditional branch (same as BCC)
BLO	Branch if Lower, Unsigned conditional branch (same as BCS)
BRN	Branch Never
JSR	Additional addressing mode direct
LDD	Loads double accumulator from memory
LSL	Shifts memory or accumulator left (towards MSB) one bit, the LSB is cleared and the MSB is shifted into the C-bit (same as ASL)
LSRD	Shifts the double accumulator right (towards LSB) one bit, the MSB is cleared and the LSB is shifted into the C-bit
MUL	Unsigned multiply, multiplies the two accumulators and leaves the product in the double accumulator
PSHX	Pushes the Index Register to stack
PULX	Pulls the Index Register from stack
STD	Stores the double accumulator to memory
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator
CPX	Internal processing modified to permit its use with any conditional branch instruction

In Single-Chip Test Mode (4), the RAM responds to \$XX80 through \$XXFF and the ROM is removed from the internal address map. A test program must first be loaded into the RAM using modes 0, 1, 2, or 6. If the MCU is Reset and then programmed into Mode 4, execution will begin at \$XXFE:XXFF Mode 5 can be irreversibly entered from Mode 4 without asserting RESET by setting bit 5 of the Port 2 Data Register. This mode is used primarily to test Ports 3 and 4 in the Single-Chip and Non-Multiplexed Modes.

EF6801 Expanded Non-Multiplexed Mode (5)


A modest amount of external memory space is provided in the Expanded Non-Multiplexed Mode while significant onchip resources are retained. Port 3 functions as an 8-bit bidirectional data bus and Port 4 is configured initially as an input data port. Any combination of the eight least-significant address lines may be obtained by writing to the Port 4 Data Direction Register. Stated alternatively, any combination of A0 to A7 may be provided while retaining the remainder as input data lines. Internal pullup resistors pull the Port 4 lines high until the port is configured.

Figure 12 illustrates a typical system configuration in the Expanded Non-Multiplexed Mode. The MCU interfaces directly with 6800 family parts and can access 256 bytes of external address space at \$100 through \$1FF. IOS provides an address decode of external memory (\$100-\$1FF) and can be used as a memory page select or thip select line.

TABLE 2 - SUMMARY OF EF6801/03 OPERATING MODES

Common to all Modes:
Reserved Register Area
Port 1
Port 2
Programmable Timer
Serial Communications Interface
Single Chip Mode 7
128 bytes of RAM; 2048 bytes of ROM
Port 3 is a parallel I/O port with two control lines
Port 4 is a parallel I/O port
SC1 is Input Strobe 3 (IS3)
SC2 is Output Strobe 3 (OS3)
Expanded Non-Multiplexed Mode 5
128 bytes of RAM, 2048 bytes of ROM
256 bytes of external memory space
Port 3 is an 8-bit data bus
Port 4 is an input port/address bus
SC1 is Input/Output Select (IOS)
SC2 is Read/Write (R/W)
Expanded Multiplexed Modes 1, 2, 3, 6*
Four memory space options I64K address spacel
(1) No internal RAM or ROM (Mode 3)
(2) Internal RAM, no ROM (Mode 2)
(3) Internal RAM and ROM (Mode 1)
(4) Internal RAM, ROM with partial address bus (Mode 6)
Port 3 is a multiplexed address/data bus
Port 4 is an address bus (inputs/address in Mode 6)
SC1 is Address Strabe (AS)
SC2 is Read/Write (R/W)
Test Modes 0 and 4
Expanded Multiplexed Test Mode 0
May be used to test RAM and ROM
Single Chip and Non-Multiplexed Test Mode 4
(11 May be changed to Mode 5 without going through Reset
(2) May be used to test Ports 3 and 4 as I/O ports

^{*}The EF 6803 operates only in modes 2 and 3







FIGURE 10 - SINGLE-CHIP MODE

FIGURE 12 - EXPANDED NON-MULTIPLEXED CONFIGURATION



Expanded-Multiplexed Modes (0, 1, 2, 3, 6)

A 64K byte memory space is provided in the expanded multiplexed modes. In each of the expanded multiplexed modes Port 3 functions as a time multiplexed address/data bus with address valid on the negative edge of Address Strobe (AS), and data valid while E is high. In Modes 0 to 3, Port 4 provides address lines A8 to A15. In Mode 6, however, Port 4 initially is configured at RESET as an input data port. The port 4 Data Direction Register can then be changed to provide any combination of address lines, A8 to A15. Stated alternatively, any subset of A8 to A15 can be provided while retaining the remaining port 4 lines as input data lines. Internal pullup resistors pull the Port 4 lines high until software configures the port.

In Mode 0, the Reset vector is external for the first two E-cycles after the positive edge of RESET, and internal thereafter. In addition, the internal and external data buses are connected so there must be no memory map overlap in order to avoid potential bus conflicts. Mode 0 is used primarily to verify the ROM pattern and monitor the internal data bus with the automated test equipment.

Only the EF6801 can operate in each of the expanded multiplexed modes. The EF6803 operates only in Modes 2 and 3

Figure 13 depicts a typical configuration for the Expanded-

Multiplexed Modes. Address Strobe can be used to control a transparent D-type latch to capture addresses A0-A7, as shown in Figure 14. This allows Port 3 to function as a Data Bus when E is high.

PROGRAMMING THE MODE

The operating mode is determined at RESET by the levels asserted on P22, P21, and P20. These levels are latched into PC2, PC1, and PC0 of the program control register on the positive edge of RESET. The operating mode may be read from the Port 2 Data Register as shown below, and programming levels and timing must be met as shown in Figure 15. A brief outline of the operating modes is shown in Table 3.

PORT :	2 DATA	REGISTER
--------	--------	----------

7	6	5	4	3	2	1	0	
PC2	PC1	PC0	P24	P23	P 2 2	P21	P20	\$0003

Circuitry to provide the programming levels is dependent primarily on the normal system usage of the three pins. If configured as outputs, the circuit shown in Figure 16 may be used; otherwise, three-state buffers can be used to provide isolation while programming the mode.

TABLE 3 -- MODE SELECTION SUMMARY

Mode*	P22 PC2	P21 PC1	P20 PC0	пом	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	н	н	н	1	1	1	1	Single Chip
6	Н	Н	L			- 1	MUX ^(5, 6)	Multiplexed/Partial Decode
5	Н	L	н	- 1	1	ı	NMUX(5, 6)	Non-Multiplexed/Partial Decode
4	Н	L	L	l ⁽²⁾	J(1)	I	1	Single Chip Test
3	Ĺ	Н	Н	E	E	E	MUX ⁽⁴⁾	Multiplexed/ No RAM or ROM
2	L	н	L	E		E	MUX ⁽⁴⁾	Multiplexed/RAM
1	L	L	Н	!_	1	E	MUX ⁽⁴⁾	Multiplexed/RAM & ROM
0	L	L	L		l l	k3)	MUX ⁽⁴⁾	Multiplexed Test

Legend.

-- Înternal

E - External

MUX — Multiplexed NMUX - Non-Multiplexed

L - Logic "O"

H - Logic "1"


Notes

- (1) Internal RAM is addressed at \$XX80
- (2) Internal ROM is disabled
- (3) RESET vector is external for 2 cycles after RESET goes high
- (4) Addresses associated with Ports 3 and 4 are considered external in Modes 0.
 - 1. 2. and 3.
- (5) Addresses associated with Port 3 are considered external in Modes 5 and 6

⁽⁶⁾ Port 4 default is user data input, address output is optional by writing to Port 4 Data Direction Register

^{*}The EF6803 operates only in Modes 2 and 3

FIGURE 13 - EXPANDED MULTIPLEXED CONFIGURATION




NOTE. To avoid data bus (Port 3) contention in the expanded multiplexed modes, memory devices should be enabled only during E high time

Port 3
Address: Data

Data, Do D7

FIGURE 15 - MODE PROGRAMMING TIMING




MODE PROGRAMMING (Refer to Figure 15)

Characteristic	Symbol	Min	Max	Unit
Mode Programming Input Voltage Low*		77111	-	Unit
Mode Programming Input Voltage High	VMPL	-	1.8	\ V
Mode Programming Diode Differential (If Diodes are Used)		4.0		V
DECET I Diode Differential (If Diodes are Used)	VMPDD	0.6		V
RESET Low Pulse Width	PWRSTI	3.0		E-Cycle
Mode Programming Setup Time		_		
Mode Programming Hold Time	tMPS tMPS	2.0		E-Cycle
RESET Rise Time ≥ 1 µs				ĺ
RESET Rise Time < 1 µs	^t MPH	0	-	ns
		100	-	ĺ

^{*}For $T_A = -40^{\circ}C$ to + 105°C, $V_{MPL} = 1.7 V$.

FIGURE 16 - TYPICAL MODE PROGRAMMING CIRCUIT



Notes:


- 1. Mode 7 as shown
- 2. R₂•C = Reset time constant
 3. R₁ = 10 k (typical)
- 4. D = 1N914, 1N4001 (typical)
- Diode V_f should not exceed V_{MPDD} min.


MEMORY MAPS


The 6801 Family can provide up to 64K byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 17.

The first 32 locations of each map are reserved for the internal register area, as shown in Table 4, with exceptions as indicated.

FIGURE 17 - EF6801/03 MEMORY MAPS (Sheet 1 of 3)







15/40

EF6801/03 INTERRUPTS

The 6801 Family supports two types of interrupt requests: maskable and non-maskable. A Non-Maskable Interrupt (NMI) is always recognized and acted upon at the completion of the current instruction. Maskable interrupts are controlled by the Condition Code Register I-bit and by individual enable bits. The I-bit controls all maskable interrupts. Of the maskable interrupts, there are two types: IRQ1 and IRQ2. The Programmable Timer and Serial Communications Interface use an internal IRQ2 interrupt line, as shown in Figure 1. External devices (and IS3) use IRQ1. An IRQ1 interrupt is serviced before IRQ2 if both are pending.

All IRQ2 interrupts use hardware prioritized vectors. The single SCI interrupt and three timer interrupts are serviced in a prioritized order and each is vectored to a separate location. All interrupt vector locations are shown in Table 5.

The Interrupt flowchart is depicted in Figure 18 and is common to every interrupt excluding reset. During interrupt servicing the Program Counter, Index Register, A Accumulator, B Accumulator, and Condition Code Register are pushed to the stack. The I-bit is set to inhibit maskable interrupts and a vector is fetched corresponding to the current highest priority interrupt. The vector is transferred to the Program Counter and instruction execution is resumed. Interrupt and RESET timing are illustrated in Figures 19 and 20.

FUNCTIONAL PIN DESCRIPTIONS

VCC AND Vss

VCC and VSS provide power to a large portion of the MCU. The power supply should provide $\pm 5 \, \text{volts} \, (\pm \, 5\%)$ to VCC, and VSS should be tied to ground. Total power dissipation (including VCC Standby), will not exceed PD milliwatts.

VCC STANDBY

VCC Standby provides power to the standby portion (\$80 through \$8F) of the RAM and the STBY PWR and RAME bits of the RAM Control Register. Voltage requirements depend on whether the device is in a powerup or powerdown state. In the powerup state, the power supply should provide ± 5 volts ($\pm 5\%$) and must reach VSB volts before RESET reaches 4.0 volts. During powerdown, VCC Standby must remain above VSBB (min) to sustain the standby RAM and STBY PWR bit. While in powerdown operation, the standby current will not exceed ISBB.

It is typical to power both V_{CC} and V_{CC} Standby from the same source during normal operation. A diode must be used

between them to prevent supplying power to V_{CC} during powerdown operation. V_{CC} Standby should be tied to ground in Mode 3.

TABLE 4 - INTERNAL REGISTER AREA

Register	Address
Port 1 Data Direction Register***	00
Port 2 Data Direction Register ***	01
Port 1 Data Register	02
Port 2 Data Register	03
Port 3 Data Direction Register***	04*
Port 4 Data Direction Register ***	05**
Port 3 Data Register	06*
Port 4 Data Register	07**
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	ОВ
Output Compare Register (Low Byte)	OC.
Input Capture Register (High Byte)	OD
Input Capture Register (Low Byte)	0E
Port 3 Control and Status Register	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	111
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

^{*}External addresses in Modes 0, 1, 2, 3, 5, 6, cannot be accessed in Mode 5 (No IOS)


TABLE 5 - MCU INTERRUPT VECTOR LOCATIONS


MSB	LSB	Interrupt
FFFE	FFFF	RESET
FFFC	FFFD	NMI
FFFA	FFFB	Software Interrupt (SWI)
FFF8	FFF9	IRQ1 (or IS3)
FFF6	FFF7	ICF (Input Capture)*
FFF4	FFF5	OCF (Output Compare)*
FFF2	FFF3	TOF (Timer Overflow)*
FFF0]	FFF1	SCI (RDRF + ORFE + TDRE)

^{*}IRQ2 Interrupt

^{**}External addresses in Modes 0, 1, 2, 3

^{***1 =} Output, 0 = Input





XTAL1 AND EXTAL2

These two input pins interface either a crystal or TTL compatible clock to the MCU internal clock generator. Divide-by-four circuitry is included which allows use of the inexpensive 3.58 MHz or 4.4336 MHz Color Burst TV crystals. A 20 pF capacitor should be tied from each crystal pin to ground to ensure reliable startup and operation. Alternatively, EXTAL2 may be driven by an external TTL compatible clock at $4f_0$ with a duty cycle of 50% ($\pm\,5\%$) with XTAL1 connected to ground.

The internal oscillator is designed to interface with an AT-cut quartz crystal resonator operated in parallel resonance mode in the frequency range specified for fXTAL. The crystal should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. The MCU is compatible with most commercially available crystals. Nominal crystal parameters are shown in Figure 21.

RESET

This input is used to reset the internal state of the device and provide an orderly startup procedure. During powerup, RESET must be held below 0.8 volts: (11 at least tRC after VCC reaches 4.75 volts in order to provide sufficient time for the clock generator to stabilize, and (2) until VCC Standby reaches 4.75 volts. RESET must be held low at least three E-cycles if asserted during powerup operation.

E (ENABLE)

This is an output clock used primarily for bus synchronization. It is TTL compatible and is the slightly skewed divide-by-four result of the device input clock frequency. It will drive one Schottky TTL load and 90 pF, and all data given in cycles is referenced to this clock unless otherwise noted.

NMI (NON-MASKABLE INTERRUPT)

An $\overline{\text{NM}}$ negative edge requests an MCU interrupt sequence, but the current instruction will be completed before it responds to the request. The MCU will then begin an interrupt sequence. Finally, a vector is fetched from \$FFFC and \$FFFD, transferred to the Program Counter and instruction execution is resumed. NMI typically requires a 3.3 k Ω (nominal) resistor to VCC. There is no internal $\overline{\text{NMI}}$ pullup resistor. NMI must be held low for at least one E-cycle to be recognized under all conditions.

IRQ1 (MASKABLE INTERRUPT REQUEST 1)

ĪRQĪ is a level-sensitive input which can be used to request an interrupt sequence. The MPU will complete the current instruction before it responds to the request. If the interrupt mask bit (I-bit) in the Condition Code Register is clear, the MCU will begin an interrupt sequence. A vector is fetched from \$FFF8 and \$FFF9, transferred to the Program Counter, and instruction execution is resumed.

 $\overline{\text{IRO1}}$ typically requires an external 3.3 k Ω (nominal) resistor to VCC for wire-OR applications. $\overline{\text{IRO1}}$ has no internal pullup resistor.

SC1 AND SC2 (STROBE CONTROL 1 AND 2)

The function of SC1 and SC2 depends on the operating mode. SC1 is configured as an output in all modes except single chip mode, whereas SC2 is always an output. SC1 and SC2 can drive one Schottky load and 90 pF.

SC1 and SC2 In Single-Chip Mode

In Single-Chip Mode, SC1 and SC2 are configured as an input and output, respectively, and both function as Port 3 control lines. SC1 functions as $\overline{1S3}$ and can be used to indicate that Port 3 input data is ready or output data has been accepted. Three options associated with $\overline{1S3}$ are controlled by Port 3 Control and Status Register and are discussed in the Port 3 description. If unused, $\overline{1S3}$ can remain unconnected.

SC2 is configured as $\overline{OS3}$ and can be used to strobe output data or acknowledge input data. It is controlled by Output Strobe Select (OSS) in the Port 3 Control and Status Register. The strobe is generated by a read $\frac{OSS}{OS3}$ timing is shown in Figure 4.

SC1 And SC2 In Expanded Non-Multiplexed Mode

In the Expanded Non-Multiplexed Mode, both SC1 and SC2 are configured as outputs. SC1 functions as Input/Output Select ($\overline{10S}$) and is asserted only when \$0100 through \$01FF is sensed on the internal address bus.

SC2 is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.

SC1 And SC2 in Expanded Multiplexed Mode

In the Expanded Multiplexed Modes, both SC1 and SC2 are configured as outputs. SC1 functions as Address Strobe and can be used to demultiplex the eight least significant addresses and the data bus. A latch controlled by Address Strobe captures address on the negative edge, as shown in Figure 14.

SC2 is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.

P10-P17 (PORT 1)

Port 1 is a mode independent 8-bit I/O port with each line an input or output as defined by the Port 1 Data Direction Register. The TTL compatible three-state output buffers can drive one Schottky TTL load and 30 pF, Darlington transistors, or CMOS devices using external pullup resistors. It is configured as a data input port by RESET. Unused lines can remain unconnected.

P20-P24 (PORT 2)

Port 2 is a mode-independent, 5-bit, multipurpose I/O port. The voltage levels present on P20, P21, and P22 on the rising edge of RESET determine the operating mode of the MCU. The entire port is then configured as a data input port. The Port 2 lines can be selectively configured as data output lines by setting the appropriate bits in the Port 2 Data Direction Register. The Port 2 Data Register is used to move data through the port. However, if P21 is configured as an output, it will be tied to the timer Output Compare function and cannot be used to provide output from the Port 2 Data Register.

Port 2 can also be used to provide an interface for the Serial Communications Interface and the timer Input Edge function. These configurations are described in the Programmable Timer and Serial Communications Interface (SCI) section.

The Port 2 three-state, TTL-compatible output buffers are capable of driving one Schottky TTL load and 30 pF, or CMOS devices using external pullup resistors.

PORT 2 DATA REGISTER

	7	6	5	4	_3_	2	1	0	
Р	C2	PC1	PC0	P24	P23	P22	P21	P20	\$0003


FIGURE 21 - 6801 FAMILY OSCILLATOR CHARACTERISTICS


(a) Nominal Recommended Crystal Parameters

Nominal Crystal Parameters*


	3.58 MHz	4.00 MHz	5.0 MHz	6.0 MHz	8.0 MHz
RS	60 Ω	50 Ω	30-50 Ω	30-50 Ω	20-40 Ω
c_0	3.5 pF	6.5 pF	4-6 pF	4-6 pF	4-6 pF
C ₁	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF	0.01-0.02 pF
Q	>40 K	> 30 K	>20 K	> 20 K	> 20 K

*NOTE: These are representative AT-cut crystal parameters only. Crystals of other types of cut may also be used.





(b) Oscillator Stabilization Time (tRC)



P30-P37 (PORT 3)

Port 3 can be configured as an I/O port, a bidirectional 8-bit data bus, or a multiplexed address/data bus depending. on the operating mode. The TTL compatible three-state output buffers can drive one Schottky TTL load and 90 pF. Unused lines can remain unconnected.

Port 3 in Single-Chip Mode

153 IS3

Bit 5

Bit 6

Port 3 is an 8-bit I/O port in the Single-Chip Mode, with each line configured by the Port 3 Data Direction Register. There are also two lines, IS3 and OS3, which can be used to control Port 3 data transfers.

Three Port 3 options are controlled by the Port 3 Control and Status Register and are available only in Single-Chip Mode: (1) Port 3 input data can be latched using IS3 as a control signal, (2) OS3 can be generated by either an MPU read or write to the Port 3 Data Register, and (3) an IRQ1 interrupt can be enabled by an IS3 negative edge. Port 3 latch timing is shown in Figure 5.

PORT 3 CONTROL AND STATUS REGISTER

IS3 Flag	1RQ1 Enable	X	oss	Latch Enable	х	×	×	\$000F
Bit 0 Bit 3	2		LAT					itrols the
			is lat latch Port	iched by n is trans	an IS: sparer Regis	3 nega nt afte ster. L	r a rea ATCH	put data dge. The ad of the H ENAL-
Bit 4			dete gene 3 E strol set,	rmines erated broata Re be is gen it is gen	whet y a rea gister. enerate nerated	ther of dorward when the dorward with the document of the docu	OS3 rite of en cle a read	This bit will be the Port ear, the d; when . OSS is
			clea	red durii	ng res	eţ.		

Bit 7 IS3 FLAG. This read-only status bit is set by an IS3 negative edge. It is cleared by a read of the Port 3 Control and Status Register (with IS3 FLAG set) followed by a read or write to the

IS3 IRQ1 ENABLE. When set, an IRQ1

interrupt will be enabled whenever IS3

FLAG is set; when clear, the interrupt

is inhibited. This bit is cleared during

Port 3 Data Register or during reset.

Not used.

Port 3 In Expanded Non-Multiplexed Mode

Port 3 is configured as a bidirectional data bus (D7-D0) in the Expanded Non-Multiplexed Mode. The direction of data transfers is controlled by Read/Write (SC2). Data is clocked by E (Enable)

Port 3 In Expanded Multiplexed Mode

Port 3 is configured as a time multiplexed address (A0-A7) and data bus (D7-D0) in the Expanded Multiplexed Modes where Address Strobe (AS) can be used to demultiplex the two buses. Port 3 is held in a high impedance state between valid address and data to prevent bus conflicts.

P40-P47 (PORT 4)

Port 4 is configured as an 8-bit I/O port, as address outputs, or as data inputs depending on the operating mode. Port 4 can drive one Schottky TTL load and 90 pF and is the only port with internal pullup resistors. Unused lines can remain unconnected.

Port 4 In Single-Chip Mode

In Single-Chip Mode, Port 4 functions as an 8-bit I/O port with each line configured by the Port 4 Data Direction Register. Internal pullup resistors allow the port to directly interface with CMOS at 5 volt levels. External pullup resistors to more than 5 volts, however, cannot be used.

Port 4 In Expanded Non-Multiplexed Mode

Port 4 is configured from reset as an 8-bit input port, where the Port 4 Data Direction Register can be written to provide any or all of eight address lines. A0 to A7. Internal pullup resistors pull the lines high until the Port 4 Data Direction Register is configured.

Port 4 In Expanded Multiplexed Mode

In all Expanded Multiplexed modes except Mode 6, Port 4 functions as half of the address bus and provides A8 to A15. in Mode 6, the port is configured from reset as an 8-bit parallel input port, where the Port 4 Data Direction Register can be written to provide any or all of upper address lines A8 to A15. Internal pullup resistors pull the lines high until the Port 4 Data Direction Register is configured, where bit 0 controis A8

RESIDENT MEMORY

The EE6801 provides 2048 tivtes of on-board ROM and 128 bytes of on-board RAM.

One half of the RAM is powered through the VCC standby pin and is maintainable during VCC powerdown. This standby portion of the RAM consists of 64 bytes located from \$80 through \$BF.

Power must be supplied to VCC standby if the internal RAM is to be used regardless of whether standby power operation is anticipated.

The RAM is controlled by the RAM Control Register.

RAM CONTROL REGISTER (\$14)

The RAM Control Register includes two bits which can be used to control RAM accesses and determine the adequacy of the standby power source during powerdown operation. It is intended that RAME be cleared and STBY PWR be set as part of a powerdown procedure.

RAM CONTROL REGISTER

7	- 6	5	4	3	2	1	0
STBY PWR	RAME	Х	х	Х	Х	х	х

Bit 0-5

Not used

Bit 6 RAME

RAM Enable. This read/write bit can be used to remove the entire RAM from the internal memory map. RAME is set (enabled) during reset provided standby power is available on the positive edge of RESET. If RAME is clear, any access to a RAM address is external. If RAME is set and not in mode 3, the RAM is included in the internal map.

Bit 7 STBY PWR

Standby Power. This bit is a read/write status bit which when once set, remains set as long as Voor standby remains above VSBB Imini mum). As long as this bit is set following a period of standby operation, the standby power supply has adequately preserved the data in the standby RAM If this bit is cleared during a period of standby operation, it indicates that VCC standby had fallen to a level sufficiently below VSBB (minamum) to suspect that data in the standby RAM is not valid. This bit can be set only by software and is not af fected during reset.

PROGRAMMABLE TIMER

The programmable timer can be used to perform input waveform measurements while independently generating an output waveform. Pulse widths can vary from several micro seconds to many seconds. A block diagram of the timer is shown in Figure 22.


COUNTER (\$09:0A)

The key timer element is a 16-bit free running counter which is incremented by £ (enable). It is cleared during reset and is read-only with one exception: a write to the counter (\$09) will preset it to \$FFF8. This feature, intended for testing, can disturb serial operations because the counter provides the SCI internal bit rate clock. TOF is set whenever the counter contains all ones.

OUTPUT COMPARE REGISTER (\$0B:0C)

The output compare register is a 16-bit road write register used to control an output waveform or provide ar artistrar, timeout flag. It is compared with the free running solenter on each E-cycle. When a match occurs, OCF is set and OLVL is chocked to an output level register. If port 2, bit 1 is configured as an output, OLVL will appear at P21 and the output compare register and OLVL can then be changed for the next.





and OLVL is clocked to an output level register. If Port 2, bit 1, is configured as an output, OLVL will appear at P21 and the Output Compare Register and OLVL can then be changed for the next compare. The function is inhibited for one cycle after a write to its high byte (\$08) to ensure a valid compare. The Output Compare Register is set to \$FFFF at RESET.

INPUT CAPTURE REGISTER (\$0D:0E)

The Input Capture Register is a 16-bit read-only register used to store the free-running counter when a "proper" input transition occurs as defined by IEDG. Port 2, bit 0 should be configured as an input, but the edge detect circuit always senses P20 even when configured as an output. An input capture can occur independently of ICF: the register always contains the most current value. Counter transfer is inhibited, however, between accesses of a double byte MPU read. The input pulse width must be at least two E-cycles to ensure an input capture under all conditions.

TIMER CONTROL AND STATUS REGISTER (\$08)

The Timer Control and Status Register (TCSR) is an 8-bit register of which all bits are readable, while only bits 0-4 can be written. The three most significant bits provide the timer status and indicate if:

- · a proper level transition has been detected,
- a match has occured between the free-running counter and the output compare register, and
- the free-running counter has overflowed

Each of the three events can generate an $\overline{\text{IRQ2}}$ interrupt and is controlled by an individual enable bit in the TCSR.

TIMER CONTROL AND STATUS REGISTER (TCSR)

ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OL V t	\$0008
Bit 0	OLVL		ou ou if I	tput le tput co Bit 1 c gister	vel re impare of the	gister and v Port	by a will app 2 Data	ked to the successful pear at P21 Direction red during
Bit 1	EIDG		res tion the IEC	et and n will linput OG = 0	contrigger Captu Transf	rols w raco ire Re fer on	hich le unter gister: a nega	red during evel transi- transfer to ative-edge tive-edge.
Bit 2 (ETOI		Ena Wh for inte	able ien set a time	Timer , an IF er ove	Ove RQ2 int rflow;	rflow terrupt when	Interrupt. is enabled clear, the eared dur-
Bit 3 f	EOCI		Wh for the	en set an ou	, an IR utput upt is	RQ2 int	terrupt are; w	Interrupt. is enabled hen clear, is cleared

Bit 4 EICI Enable Input Capture Interrupt. When set, an IRQ2 interrupt is enabled for an input capture; when clear, the interrupt is inhibited. It is cleared during reset.

Bit 5 TOF Timer Overflow Flag. TOF is set when the counter contains all 1's, it is cleared by reading the TCSR (with TOF set) the reading the Counter bids.

TOF set) then reading the counter high

byte (\$09), or during reset.

Bit 6 OCF Output Compare Flag. OCF is set

when the Output Compare Register matches the free-running counter. It is cleared by reading the TCSR (with OCF set) and then writing to the Output Compare Register (\$0B or \$0C), or

during reset.

Bit 7 ICF Input Capture Flag. ICF is set to in-

dicate a proper level transition; it is cleared by reading the TCSR (with ICF set) and then the Input Capture Register High Byte (\$0D), or during

reset

SERIAL COMMUNICATIONS INTERFACE (SCI)

A full-duplex asynchronous Serial Communications Interface (SCI) is provided with two data formats and a variety of rates. The SCI transmitter and receiver are functionally independent, but use the same data format and bit rate. Serial data formats include standard mark/space (NRZ) and Biphase and both provide one start bit, eight data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

WAKE-UP FEATURE

In a typical serial loop multi-processor configuration, the software protocol will busually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further SCI receiver flag land interrupt) processing can be inhibited until its data line goes idle. An SCI receiver is re-enabled by an idle string of ten consecutive 1's or during reset. Software must provide for the required idle string between consecutive messages and prevent it within messages.

PROGRAMMABLE OPTIONS

The following features of the SCI are programmable:

- format: standard mark/space (NRZ) or Bi-phase
- clock: external or internal bit rate clock
- Baud: one of 4 per E-clock frequency, or external clock (×8 desired baud)
- wake-up feature: enabled or disabled
- interrupt requests: enabled individually for transmitter and receiver
- clock output: internal bit rate clock enabled or disabled to P22

SERIAL COMMUNICATIONS REGISTERS

The Serial Communications Interface includes four addressable registers as depicted in Figure 23. It is controlled by the Rate and Mode Control Register and the Transmit/Receive Control and Status Register. Data is transmitted and received utilizing a write-only Transmit Register and a read-only Receive Register. The shift registers are not accessible to software.

Rate and Mode Control Register (RMCR) (\$10)

The Rate and Mode Control Register controls the SCI bit rate, format, clock source, and under certain conditions, the configuration of P22. The register consists of four write-only bits which are cleared during reset. The two least significant bits control the bit rate of the internal clock and the remaining two bits control the format and clock source.

RATE AND MODE CONTROL REGISTER (RMCR)

_ 7	6	5	4	_3	2	1	0	
X	Х	Х	Х	CC1	CCO	SS1	\$\$0	\$0010

Bit 1:Bit 0

SS1:SS0 Speed Select. These two bits select the Baud rate when using the internal clock. Four rates may be selected which are a function of the MCU input frequency. Table 6 lists bit time and rates for three selected MCU frequencies.


Bit 3:Bit 2

CC1:CC0 Clock Control and Format Select. These two bits control the format and select the serial clock source. If CC1 is set, the DDR value for P22 is forced to the complement of CC0 and cannot be altered until CC1 is cleared. If CC1 is cleared after having been set, its DDR value is unchanged. Table 7 defines the formats, clock source, and use of P22.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P22 at eight times (8X) the desired bit rate, but not greater than E, with a duty cycle of $50\%~(\pm10\%)$. If CC1:CC0=10, the internal bit rate clock is provided at P22 regardless of the values for TE or RE.

NOTE: The source of SCI internal bit rate clock is the timer free running counter. An MPU write to the counter can disturb serial operations.

FIGURE 23 - SCI REGISTERS



Transmit/Receive Control And Status Register (TRCSR) (\$11)

The Transmit/Receive Control and Status Register controls the transmitter, receiver, wake-up feature, and two individual interrupts and monitors the status of serial operations. All eight bits are readable while bits 0 to 4 are also writable. The register is initialized to 320 by $\overline{\text{RESET}}$.

TRANSMIT/RECEIVE CONTROL AND STATUS REGISTER (TRCSR)

7 6 5 4 3 2 1 0

RDRFORFETDRE RIE RE TIE TE WU \$0011

Bit 0 WU "Wake-up" on Idle Line. When set,

WU enables the wake-up function; it is cleared by ten consecutive 1's or during reset. WU will not set if the line is idle.

Bit 1 TE

Transmit Enable. When set, P24 DDR
bit is set, cannot be changed, and will
remain set if TE is subsequently
cleared. When TE is changed from
clear to set, the transmitter is connected to P24 and a preamble of nine
consecutive 1's is transmitted. TE is
cleared during reset.

Bit 2 TIE

Transmit Interrupt Enable. When set, an IRO2 interrupt is enabled when TDRE is set; when clear, the interrupt is inhibited. TE is cleared during reset.

Bit 3 RE

Receive Enable. When set, the P23 DDR bit is cleared, cannot be changed, and will remain clear if RE is subsequently cleared. While RE is set, the SCI receiver is enabled. RE is cleared during reset.

Bit 4 RIE

Receiver Interrupt Enable. When set, an IRO2 interrupt is enabled when RDRF and/or ORFE is set; when clear, the interrupt is inhibited. RIE is cleared during reset.

Bit 5 TDRE

Bit 6 ORFE

Bit 7 RDRE

Transmit Data Register Empty. TDRE is set when the Transmit Data Register is transferred to the output serial shift register or during reset. It is cleared by reading the TRCSR (with TDRE set) and then writing to the Transmit Data Register. Additional data will be transmitted only if TDRE has been cleared.

Overrun Framing Error. If set, ORFE indicates either an overrun or framing error. An overrun is a new byte ready to transfer to the Receiver Data Register with RDRF still set. A receiver framing error has occurred when the byte boundaries of the bit stream are not synchronized to the bit counter. An overrun can be distinguished from a framing error by the state of RDRF: if RDRF is set, then an overrun has occurred; otherwise a framing error has been detected. Data is not transferred to the Receive Data Register in an overrun condition. Unframed data causing a framing error is transferred to the Receive Data Register. However, subsequent data transfer is blocked until the framing error flag is cleared.* ORFE is cleared by reading the TRCSR (with ORFE set) then the Receive Data Register, or during reset. Receive Data Register Full, RDRF is set when the input serial shift register is transferred to the Receive Data Register. It is cleared by reading the TRCSR (with RDRF set), and then the

Receive Data Register, or during reset.

TABLE 6 - SCI BIT TIMES AND RATES

SSI	:550	4f ₀ →	2.4576 MHz	4.0 Mhz	4.9152 MHz
		E	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	÷ 16	26 μs/38,400 Baud	16 µs/62,500 Baud	13.0 µs/76,800 Baud
0	1	+ 128	208 µs/4,800 baud	128 µs/7812.5 Baud	104.2 µs/9,600 Baud
1	0	+ 1024	1.67 ms/600 Baud\$	1.024 ms/976.6 Baud	833.3 µs/1,200 Baud
1	1	+ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud
•Ex	ternal i	(P22)	13.0 µs/76,800 Baud	8.0 µs/125,000 Baud	6.5 µs/153,600 Baud

Using maximum clock rate

TABLE 7 - SCI FORMAT AND CLOCK SOURCE CONTROL

CC1:CC0	Format	Clock Source	Port 2 Bit 2
00	Bi-Phase	Internal	Not Used
01	NRZ	Internal	Not Used
10	NAZ	Internal	Output
11	NRZ	External	Input

SERIAL OPERATIONS

The SCI is initialized by writing control bytes first to the Rate and Mode Control Register and then to the Transmit/Receive Control and Status Register. When TE is set, the output of the transmit serial shift register is connected to P24 and serial output is initiated by transmitting a 9-bit presemble of 1's

At this point one of two situations exist: 1) if the Transmit Data Register is empty (TDRE=1), a continuous string of 1's will be sent indicating an idle line, or 2) if a byte has been written to the Transmit-Data Register (TDRE=0), it will be transferred to the output serial shift register (synchronized with the bit rate clock), TDRE will be set, and transmission will begin

The start bit (0), eight data bits (beginning with bit 0) and a stop bit (1), will be transmitted. If TDRE is still set when the next byte transfer should occur, 1's will be sent until more data is provided. In Bi-phase format, the output toggles at the start of each bit and at half-bit time when a "1" is sent. Receive operation is controlled by RE which configures P23 as an input and enables the receiver. SCI data formats are illustrated in Figure 24.

INSTRUCTION SET

The EF6801/03 is upward source and object code compatible with the EF6800. Execution times of key instructions have been reduced and several new instructions have been added, including a hardware multiply. A list of new operations added to the EF6800 instruction set is shown in Table 1.

In addition, two new special opcodes, 4E and 5E, are provided for test purposes. These opcodes force the Program Counter to increment like a 16-bit counter, causing address lines used in the expanded modes to increment until the device is reset. These opcodes have no mnemonics.

The coding of the first (or only) byte corresponding to an

executable instruction is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 82 instructions in all valid modes of addressing, are shown in Table 8. There are 220 valid machine codes, 34 unassigned codes, and 2 codes reserved for test purposes.

PROGRAMMING MODEL

A programming model for the EF6801/03 is shown in Figure 10. Accumulator A can be concatenated with accumulator B and jointly referred to as accumulator D where A is the most significant byte. Any operation which modifies the double accumulator will also modify accumulator A and/or B. Other registers are defined as follows:

Program Counter — The program counter is a 16-bit register which always points to the next instruction.


Stack Pointer — The stack pointer is a 16-bit register which contains the address of the next available location in a pushdown/pullup (LIFO) queue. The stack resides in random access memory at a location defined by the programmer

Index Register — The Index Register is a 16-bit register which can be used to store data or provide an address for the indexed mode of addressing.

Accumulators — The MPU contains two 8-bit accumulators, A and B, which are used to store operands and results from the arithmetic logic unit (ALU). They can also be concatenated and referred to as the D (double) accumulator.

Condition Code Registers — The condition code register indicates the results of an instruction and includes the following five condition bits: Negative (N), Zero (Z), Overflow (V), Carry/Borrow from MSB (C), and Half Carry from bit 3 (H). These bits are testable by the conditional branch instructions. Bit 4 is the interrupt mask (I-bit) and inhibits all maskable interrupts when set. The two unused bits, 86 and 87, are read as ones.

FIGURE 24 - SCI DATA FORMATS



ADDRESSING MODES

Six addressing modes can be used to reference memory. A summary of addressing modes for all instructions is presented in Tables 9, 10, 11, and 12, where execution times are provided in E-cycles. Instruction execution times are summarized in Table 13. With an input frequency of 4 MHz, E-cycles are equivalent to microseconds. A cycle-by-cycle description of bus activity for each instruction is provided in Table 14 and a description of selected instructions is shown in Figure 25.

Immediate Addressing — The operand or "immediate byte(s)" is contained in the following byte(s) of the instruction where the number of bytes matches the size of the register. These are two or three byte instructions.

Direct Addressing — The least significant byte of the operand address is contained in the second byte of the instruction and the most significant byte is assumed to be \$00. Direct addressing allows the user to access \$00 through \$FF using two byte instructions and execution time is reduced by eliminating the additional memory access. In most applica-

tions, the 256-byte area is reserved for frequently referenced data

Extended Addressing — The second and third bytes of the instruction contain the absolute address of the operand. These are three byte instrutions.

Indexed Addressing — The unsigned offset contained in the second byte of the instruction is added with carry to the Index Register and used to reference memory without changing the Index Register. These are two byte instructions

Inherent Addressing — The operand(s) are registers and no memory reference is required. These are single byte instructions

Relative Addressing — Relative addressing is used only for branch instructions. If the branch condition is true, the Program Counter is overwritten with the sum of a signed single byte displacement in the second byte of the instruction and the current Program Counter. This provides a branch range of —126 to 129 bytes from the first byte of the instruction. These are two byte instructions.

OP MODE MNEM MODE MODE OP SUBE ASI CMPB 01 NOP 35 TXS 90 JSR 01 69 D2 SECE DEC LDS 6A 03 3.7 PSHB 68 STS 03 LSRD SUBA PULX iNC 60 05 ASLO 39 3A RTS 60 CMPA 05 віте 06 €DA8 ABX A2 SBCA 66 JMP TPA 3В BTI ťa Α3 SUBC 0.7 STAR 07 08 09 0A INDXD A4 ANDA D8 **EORB** INX 30 PSHX 20 NEG EXTNO DEX 3D 3f 10 Α5 BITA ng ADCR ORAB DA CLV WA 12 Α6 LDAA 12 TAA De ADDR 08 00 00 0E 0F сом 13 CLC 40 NEGA AΑ FORA DO LDD LSR SEC ADC# oo. STO 75 CH 40 BOB ΔΔ ORAA DE LOX COMA AB ADDA DF 43 ASB 10 SRA 78 Δſ CPX ΕO SUBB INDXD LSRA 11 AD CMPB JSR 45 79 BOL ROBA DE ΔΕ ns F 2 SACE AF INDXD ASRA 78 STS 14 ASLA 80 SUBA EXTND F4 ANDR 15 49 BOL A 70 151 8 9 CMPA €5 BITE £6 TAR DÈCA SBCA DAR IND STAB TBA 48 21 83 8-SUBD SUBA FORE 80 2 INHER 65 66 19 DAA 40 TSTA CMPA RITA F 9 ADCB DRAB 48 82 SBLA 18 ARA INHER 2 46 SLBD 87 STAA ADDR 10 88 E O B A 100 50 NEGB 84 ANDA 89 8A 10 ABCA FC SID ORAG :Dx 52 86 LOAA เพกรท сомв 99 ADDA STY BRA EORA (P) ŕ0 SUBB 20 54 LSR8 88 RRN 55 80 · c n CMPR 22 В SBCB 56 RORR ЯΔ CRAA 23 81 CTC ADDE 57 ASRB 88 ADDA IMMED BCC 58 ASI B 80 80 CPx SUBB ANDB CMPE BITE 25 85H 59 ROLB 125 26 27 RNE DECE 88 I BANAS D 0.2 SBCB DAB ADDO STAR 860 я 58 28 29 2500 OIR 1.4 ANDR FORB BVS вітв 5D 5E ISTR 91 CMPA 2A 2B 8PL 92 SR: 4 CH DAR DRAB вм ADDR 56 CLRP NHFR 93 SUBD BGE FORB LDD NEG INDXD C8 ANDA 2D RI T 6 95 96 BITA ADCB F D STD 2E 2F 62 OBAR LDX LOAA ND BIE RE: 63 CON 97 CTAA CA ADDR 2 30 TSX LSA 98 EDRA :D 31 32 INS 65 UNDEFINED OF CODE IMMED PULA cp 2 66 BOB 94 OBBA 33 PULE ADDA

TABLE 8 -- CPU INSTRUCTION MAP

NOTES

1 Addressing Modes

INHER = Inherent INDXD = Indexed IMMED = Immediate REL = Relative EXTND = Extended DIR = Direct

- 2 Unassigned opcodes are indicated by "*" and should not be executed
- 3 Codes marked by "T" force the PC to function as a 16-bit counter

TABLE 9 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

		١.			۱.			١.										1	Con	diti	on.	Cod	es
	!		nm		_	ire			nde					In	her	ent	t	5	4	3	2	1	Г
Pointer Operations	Mnemonic	OP	1~	#	OP	-	#	OF	-	#	OP	·[~	#	OP	~	#	Boolean /	Н	ī	N	Z	Iv	c
2 2 2	227		Ļ	Ļ		L	Ļ	١	Ļ	L	<u>_</u>	L	<u> </u>	L.		L.	Arithmetic Operation			L			
Compare Index Reg	CPX	80	4	3	90	5	2	AC	6	2	BC	6	3]		X - M : M + 1		•	П	П	П	П
Decrement Index Reg	DEX				L	Ι				Г		Γ	Г	09	3	1	X - 1 - - X	•		•	11	•	•
Decrement Stack Pntr	DES					Γ			П			Γ	1	34	3	1	SP - 1 -SP	1.	•	•	•	•	•
Increment Index Reg	INX						Г					Г		08	3	1	X + 1X	•	•	•	1	•	•
Increment Stack Pntr	INS				Г							Т	Ħ	31	3	1	1 SP + 1 -SP	† <u> </u>	•	•	1	Ť	1
Load Index Reg	LDX	ĊE	3	3	DE	4	2	EE	5	2	FE	5	3		Н	-	M -XH. (M + 1) -XL	•	+	Ť	۱ř	R	÷
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	5	2	ΒE	5	3				M -SPH, (M + 1) -SPL	+	+-	H	Ħ	R	1
Store Index Reg	STX			Г	DF	4	2	ЕF	5	2	FF	5	3		Т		XH -M, XL -(M + 1)	+	٠	+	H	R	1
Store Stack Pntr	STS			Г	9F	4	2	AF	5	2	BF	5	3		Т		SPH -M, SPL -(M+1)	•	•	H	H	R	-
Index Reg → Stack Pntr	TXS						П							35	3		X - 1 - SP	1	-		i	-	-
Stack Pntr Index Reg	TSX				$\overline{}$		П	_	Н	\exists	_			30	3	1	SP + 1 X	1ª	-		•		-
Add	ABX							-	П	_		Н		3A	3		B + XX				ě		
Push Data	PSHX			П	_		П			7		Т					XL +MSP, SP - 1 +SP		•			÷	÷
										l		L.,					XH -MSP SP - 1 -SP	1		-	-		Ī
Pull Data	PULX	1												38	5	1	SP + 1 -SP, MSP -XH	•	•	•	•	•	•
																	SP + 1 -SP, MSP -XL	Ιı			ł		Ĺ

TABLE 10 - ACCUMULATOR AND MEMORY INSTRUCTIONS

Accumulator and	MNE	_	nme			ire			nde	×	E	xte	nd		nhe	7	Boolean	Τī	Con	diti	Dn '	Coc	les
Memory Operations	MINE	Op	~	#	Op	~	#	Op	-	#	Op	~	#	Op	~	#	Expression	H	T	ĪN	Z	Τv	110
Add Acmitrs	ABA			Γ						Т		Ī		1B	2	1	A+8 + A	Ħ	-	Ιï	۱ī	ti	tì
Add B to X	ABX				1	Г	1	_	T	1	\vdash	1		3A	3	_	00:B + X - X	1	÷	1	-	+:	+-
Add with Carry	ADCA	89	2	2	99	3	2	Α9	4	2	89	4	3	_	_	Т	A + M + C - A	17	÷	Ť	۱ĭ	tī	ti
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3		-		B + M + C - B	11	-	н	Н	Ħ	Н
Add	ADDA	8B	2	2	9B	3	2	AB	4	2	ВВ	4	3		\vdash	Г	A + M -A	++	÷	H	H	+;	+
	ADDB	CB	2	2	DΒ	3	2	EB	4	2	FB	4	3		\vdash	Г	B + M A	tΗ	-	H	H	H	H
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3				D + M:M + 1 - D	16	•	H	Н	11	+i
And	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3				A·M -A	•	•	H	H	TÀ	H
	ANDB	Ç4	2	2	D4	3	2	E4	4	2	F4	4	3		_	П	B·M -B	•	•	H	Н	T R	-
Shift Left,	ASL.						П	68	6	2	78	6	3		$\overline{}$	П	4-	10	•	† †	Н	l ï	+
Arithmetic	ASLA		Г								$\overline{}$			48	2	1	√ IIIIIIII ←		•	H	Н	H	+
	ASLB								$\overline{}$	\vdash			Н	58	2	1	b7 b Q		•	++	H	H	+

- Continued -

TABLE 10 - ACCUMULATOR AND MEMORY INSTRUCTIONS (CONTINUED)

Accumulator and	T	In	nme	d T	Di	rect		ŧn	dex	Т	Ex	ten	ਗ	- In	hei	Ĭ	Boolean	C	on	,,,,	Ю	n C	-01	de
Memory Operations	MNE	Op	~]		Op			Ор		#	Op	~	#	Op	١,	#	Expression	н	1		N	Z		νI
Shift Left Dbl	ASLD	\Box								\Box				05	3	1		•	•	Ι	П	1	Ι	Π
Shift Right,	ASR							67	6	2	77	6	3				_	•	•	Ι	П	1	Γ	П
Arithmetic	ASRA				T	\neg	\neg	П		╗	\neg			47	2	1	□ +ⅢⅢⅢ→□	•	•	Τ	П	Т	Τ	П
	ASRB						_	\neg	T	┪			コ	57	2	1	b7 b0	•	•	Т	Π	1	T	П
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	85	4	3				A · M	•	•	T	ī	ī	T	R
	BITB	C5	2		Ď5	3		E5	4	2	F5	4	3			П	B · M	•	•	T	Ħ	Ť		R
Compare Acmitrs	CBA		-	$\overline{}$	-	_	_		\dashv	┪	_	_	Ť	11	2	1	A · B	•	•	+	1	7	+	ī
Clear	CLR	\vdash	-	\dashv			\dashv	6F	6	2	7F	6	3		-	Ť	00 - M	•	•		À	s	+	H
Clear	CLRA	\vdash	-	Н	-	-+	\dashv	"	Ť	7	~	-	~	4F	2	1	00 - A	•	÷		R	s		R
	CLRB	-	} ⊢	\vdash	-		\dashv		\dashv	-	-	-	\dashv	5F	2	1	00 - B	•	÷		គ	- 5		R
		81	2	2	91	3	2	A1	4	2	BI	4	3	٥,	-	-	A - M	•	•		$^{\sim}$	-7		H
Compare	СМРА					3			4		FI	4		-		-	B · M	•	-		₩	+	-	
	СМРВ	C1	٧	2	D1	3	2	E1		2			3	-		_		_			₩	+		Ц
1's Complement	сом		\vdash	Ц	_	_		63	6	2	73	6	3				M - M	•	•	_	11	-1		R
	COMA	╙	L	\Box		_		_	_	_			_	43	2		Ā - A	•	•	-	i,	4		R
	COMB	L												53	2	1	B -+ B	•			Ш	_i		R
Decimal Adj, A	DAA	ĺ				- 1								19	2	1	Adj binary sum to BCD	•	•	L	Н			П
Decrement	DEC							6A	6	2	7A	6	3				M - 1 M	•	•	Т	П	7	Т	П
	DECA		Π			\neg				\sqcap			\neg	4A	2	1	A - 1 - A	•	•	Τ	П	ī	Τ	П
	DECB			\sqcap		\neg		$\neg \neg$		\neg	\neg		\dashv	5A	2	1	B · 1 → B	•	٠		T	Ŧ	T	П
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3		Ť	Н	A ⊕ M -A	ě	•	-	Ħ	+	1	ᆏ
	EORB	C8	2		08	3	2	E8	4	2	F8	4	3	\neg	-	Н	B ⊕ M -B	•	•	+	Ħ	+		Ř
Ingramont	INC	۳.	Ť	H		-	H	6C	6	2	7C	6	3		-	Н	M+1+M	ě	•		H	÷		H
Increment	INCA	├	-	Н	-		Н		-	۴	,,,	ŭ		4C	2	Н	A+1 -A	÷	÷		H	÷	+	Н
		₩-	-	Н		_				\vdash		Н		5C		+		•	:	_	H	+	+	H
	INCB	100	Ļ	닏		\rightarrow	Ļ		-	닉		H		эL	-	Н	B+1 B	-	-	_	₩	4	+	ᆡ
Load Acmitrs	LDAA	86	2	2	96	3	2	Α6	4	2	86	4	3		_	Н	M -A	•			н	-1		R
	LDAB	C6			90	3	2	E6		2	F6	4	3			Ц	M +B	•		_	1	_;		R
Load Double	LDD	cc	3	3	DC	4	2	EC	5	2	FC	5	3				M:M + 1 + D	•			IJ	_1	Ш	R
Logical Shift,	LSL	Γ			٠,			68	6	2	78	6	3					•		Ι	11	1	L	П
Left	LSLA							- "						48	2	1	a ←mimm ←∘	•	•	Т	T	7	Т	ŦŢ
	LSLB													58	2	1	D7 D0	•	•	T	Ħ	1	1	П
	LSLD			_		$\neg \neg$								05	3	1		•			Ħ	1	+	Ħ
Shift Right,	LSR	 	T	Н		_	Н	64	6	2	74	6	3			Ė		•	•		Ř	+	+	#
	LSRA	├	-	Н		-	-		Ť	-		Ě	H	44	2	1	·→IIIIIIIII-•0	•	•	_	R	÷	┿	H
Logical	LSRB	├-	+	Н	-	\vdash	\vdash	_	\vdash	$\overline{}$	\vdash		Н	54	2	÷	57 56	÷	-	_	Ĥ.	÷	┿	Н
		⊢	₩	Н		-	Н		\vdash	\vdash	\vdash	-	Н	04	3	H		•				-	╁	H
	LSRD	├ ─	\vdash	Н		_				_	-	_	\vdash			H	1 V 0 0				R		+	Н
Multiply	MUL	↓	\vdash	Щ			_		_	_		_	H	3D	10	1	AXB+D	•	•		•	•		•
2's Complement	NEG	╙		Ц				60	6	2	70	6	3		<u> </u>	Ц	00 - M - M	•		-	П	┙	+	1
(Negate)	NEGA	<u></u>	L.	Ш					L				Ш	40	2	1	00 - A A	•			Ł	_1	1	Ш
	NEGB	Ь.												50	2	1	00 - B B	•			Ц	_1	1	Ц
No Operation	NOP													01	2	1	PC + 1 - PC	•		1	•]	•	ŀ	•
Inclusive OR	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3		\Box		Ä+M +A	•		Τ	П	1	T	R
	ORAB	CA	2	2	DA	3	2		4											1	П	1	T	R
Push Data	PSHA	_	+					LA.	4	2	FA	4	3		\vdash	Г		•			⇉	•		•
			t t					EA	4	2	FΑ	4		36	3	1	B + M B	•	-	_	•			
	IPSHB	┢	╀	Н		=	\Box	EA	4	2	FA	4		36 37	3	_	B + M -B A -Stack		•	1	_	_		
Pull Data	PSHB		L					EA	-	2	FA	4		37	3	1	B + M -B A -Stack B -Stack	•	•	1	•	•	1	•
Puli Data	PULA							EA	4	2	FA	4		37 32	3	1	B + M + B A + Stack B + Stack Stack + A	•	•		•	•		•
	PULA PULB												3	37	3	1	B + M -B A -Stack B -Stack	•	•		•	•		• •
	PULA PULB ROL							69		2		6		37 32 33	3 4 4	1	B + M +B A + Stack B + Stack Stack + A Stack + 8	•	•			•		•
	PULA PULB ROL ROLA												3	37 32 33 49	3 4 4	1 1 1	B + M + B A + Stack B + Stack Stack + A	0 0 0 0	•		•	•		• •
	PULA PULB ROL ROLA ROLB							69	6	2	79	6	3	37 32 33	3 4 4	1	B + M +B A + Stack B + Stack Stack + A Stack + 8	0 0 0 0	•			•		• •
Rotate Left	PULA PULB ROL ROLA ROLB								6			6	3	37 32 33 49 59	3 4 4 2 2	1 1 1	B + M +B A + Stack B + Stack Stack + A Stack + 8	0 0 0 0	•			•		• •
Rotate Left	PULA PULB ROL ROLA ROLB							69	6	2	79	6	3	37 32 33 49 59	3 4 4 2 2 2	1 1 1	B + M + B A + Stack B + Stack Stack + A Stack + 8	0 0 0 0	•			•		•
Rotate Left	PULA PULB ROL ROLA ROLB							69	6	2	79	6	3	37 32 33 49 59	3 4 4 2 2	1 1 1	B + M +B A + Stack B + Stack Stack + A Stack + 8	• • • • • •	•			•		•
Rotate Left Rotate Right	PULA PULB ROL ROLA ROLB ROR RORA							69	6	2	79	6	3	37 32 33 49 59	3 4 4 2 2 2	1 1 1	B + M - B A - Stack B + Stack Stack - A Stack - 8 O	• • • • • • •	• • • • • •			•		•
Rotate Left Rotate Right Subtract Acmitr	PULA PULB ROL ROLA ROLB ROR RORA	82	2	2	92	3		69	6	2	79	6	3	37 32 33 49 59 46 56	3 4 4 2 2 2	1 1 1 1 1	B + M + B A + Stack B + Stack Stack + A Stack + 8	• • • • • • • •	0 0 0 0 0 0 0 0			•		• •
Rotate Left Rotate Right Subtract Acmitr Subtract with	PULA PULB ROL ROLA ROLB ROR RORA RORB SBA SBCA	_	-					69 66	6	2	79 76	6	3 3	37 32 33 49 59 46 56	3 4 4 2 2 2	1 1 1 1 1	B + M - B A + Stack B + Stack Stack - A Stack - B	0 0 0 0 0 0 0	0			•		•
Rotate Left Rotate Right Subtract Acmitr Subtract with Carry	PULA PULB ROL ROLA ROLB ROR RORA RORB SBA SBCA SBCB	82 C2	-	2 2	D2	3	2 2	69 66 A2 E2	6 6 4 4	2 2 2	79 76 B2 F2	6 6	3 3	37 32 33 49 59 46 56	3 4 4 2 2 2	1 1 1 1 1	B + M - B A - Stack B + Stack Stack - A Stack - B O	0 0 0 0 0 0 0 0 0	0			•		• • • • • • • • • •
Rotate Left Rotate Right Subtract Acmitr Subtract with Carry	PULA PULB ROL ROLA ROLB ROR RORA RORB SBA SBCA SBCB	_	-		D2 97	3	222	69 66 A2 E2 A7	6 6 4 4 4	2 2 2 2	79 76 B2 F2 B7	6 6 4 4 4 4	3 3	37 32 33 49 59 46 56	3 4 4 2 2 2	1 1 1 1 1	B + M - B A - Stack B - Stack Stack - A Stack - B C	0 0 0 0 0 0 0 0 0	000000000000000000000000000000000000000			•		● ● R
Rotate Left Rotate Right Subtract Acmitr Subtract with Carry	PULA PULB ROL ROLA ROLB ROR RORA RORB SBA SBCA SBCB STAA STAB	_	-		D2 97 D7	3	2222	69 66 A2 E2 A7 E7	6 6 4 4 4 4	2 2 2 2 2	79 76 82 F2 87 F7	6 4 4 4 4 4	3 3 3 3 3	37 32 33 49 59 46 56	3 4 4 2 2 2	1 1 1 1 1	B + M - B A + Stack B + Stack Stack + A Stack + B					•		● ● R R
Rotate Left Rotate Right Subtract Acmitr Subtract with Carry Store Acmitrs	PULA PULB ROL ROLA ROLB ROR RORA RORA SBCA SBCA SBCA STAA STAB STD	C2	2	2	D2 97 D7 DD	3 3 4	2222	69 66 A2 E2 A7 E7	6 6 4 4 4 4 5	2 2 2 2 2 2	79 76 B2 F2 B7 F7	6 6 4 4 4 4 5	3 3 3 3 3	37 32 33 49 59 46 56	3 4 4 2 2 2	1 1 1 1 1	B + M + B A + Stack B + Stack Stack + A Stack + B - Stac	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						● ● R
Rotate Left Rotate Right Subtract Acmitr Subtract with Carry Store Acmitrs	PULA PULB ROL ROLA ROLB ROR RORA RORB SBACA SBCA SBCA STAA STAB STD SUBA	C2 80	2	2	D2 97 D7 DD 90	3 3 4 3	22222	69 66 A2 E2 A7 E7 ED	6 6 4 4 4 4 5 4	2 2 2 2 2 2 2 2	79 76 82 F2 B7 F7 FD	6 6 4 4 4 4 5 4	3 3 3 3 3 3	37 32 33 49 59 46 56	3 4 4 2 2 2	1 1 1 1 1	B + M - B A - Stack B - Stack Stack - A Stack - B C		000000000000000000000000000000000000000			•		● ● R R
Rotate Left Rotate Right Subtract Acmitr Subtract with Carry Store Acmitrs	PULA PULB ROL ROLA ROLB ROR RORA RORA SBCA SBCA SBCA STAA STAB STD	80 C0	2 2 2	2 2	D2 97 D7 DD 90 D0	3 3 4 3 3	22222	69 66 A2 E2 A7 E7 ED A0 E0	6 6 4 4 4 4 4 4	2 2 2 2 2 2 2 2 2	79 76 F2 F7 FD B0 F0	6 6 4 4 4 4 5 4	3 3 3 3 3 3 3	37 32 33 49 59 46 56	3 4 4 2 2 2	1 1 1 1 1	B + M + B A + Stack B + Stack Stack + A Stack + B - Stac							● ● R R
Rotate Left Rotate Right Subtract Acmitr Subtract with Carry Store Acmitrs	PULA PULB ROL ROLA ROLB ROR RORA RORB SBACA SBCA SBCA STAA STAB STD SUBA	C2 80	2	2 2	D2 97 D7 DD 90	3 3 4 3	222222	69 66 A2 E2 A7 E7 ED	6 6 4 4 4 4 5 4	2 2 2 2 2 2 2 2	79 76 82 F2 B7 F7 FD	6 6 4 4 4 4 5 4	3 3 3 3 3 3	37 32 33 49 59 46 56	3 4 4 2 2 2	1 1 1 1 1	B + M - B A - Stack B - Stack Stack - A Stack - B C		000000000000000000000000000000000000000					
Rotate Left Rotate Right Subtract Acmitr Subtract with Carry Store Acmitrs Subtract Subtract Subtract Double	PULA PULB ROL ROLB RORB RORA RORB SBCA SBCA SBCB STAA STAB STAB STD SUBA SUBA	80 C0	2 2 2	2 2	D2 97 D7 DD 90 D0	3 3 4 3 3	22222	69 66 A2 E2 A7 E7 ED A0 E0	6 6 4 4 4 4 4 4	2 2 2 2 2 2 2 2 2	79 76 F2 F7 FD B0 F0	6 6 4 4 4 4 5 4	3 3 3 3 3 3 3	37 32 33 49 59 46 56	2 2 2 2	1 1 1 1 1	B + M - B A + Stack B + Stack Stack - A Stack - B C - C - C - C - C - C - C - C - C - C							• • • R R R
Rotate Left Rotate Right Subtract Acmitr Subtract with Carry Store Acmitrs Subtract Subtract	PULA PULB ROL ROLB ROCB RORA RORB SBA SBCB STAA STAB STD SUBB SUBB SUBD TAB	80 C0	2 2 2	2 2	D2 97 D7 DD 90 D0	3 3 4 3 3	22222	69 66 A2 E2 A7 E7 ED A0 E0	6 6 4 4 4 4 4 4	2 2 2 2 2 2 2 2 2	79 76 F2 F7 FD B0 F0	6 6 4 4 4 4 5 4	3 3 3 3 3 3 3	37 32 33 49 59 46 56 10	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 1 1 1 1 1	B + M - B A - Stack B - Stack Stack - A Stack - B C							20 20 20 20
Store Acmitrs Subtract Subtract Double Transfer Acmitr	PULA PULB ROL ROLA ROLB ROR RORA RORA SBCA SBCA SBCB STAA STAB STD SUBA SUBB TAB	80 C0	2 2 2	2 2	D2 97 D7 DD 90 D0	3 3 4 3 3	22222	69 66 A2 E2 A7 E7 ED A0 E0	6 6 4 4 4 4 5 4 4 6	2 2 2 2 2 2 2 2 2	79 76 82 F2 B7 F7 FD B0 F0 B3	6 6 4 4 4 4 5 4 4 6	3 3 3 3 3 3 3	37 32 33 49 59 46 56 10	2 2 2 2	1 1 1 1 1	B + M → B A + Stack B + Stack Stack → A Stack → B C → C → C → C → C → C → C → C → C → C							3 2 3 3 3 3
Rotate Left Rotate Right Subtract Acmitr Subtract with Carry Store Acmitrs Subtract Subtract	PULA PULB ROL ROLB ROCB RORA RORB SBA SBCB STAA STAB STD SUBB SUBB SUBD TAB	80 C0	2 2 2	2 2	D2 97 D7 DD 90 D0	3 3 4 3 3	22222	69 66 A2 E2 A7 E7 ED A0 E0	6 6 4 4 4 4 4 4	2 2 2 2 2 2 2 2 2	79 76 F2 F7 FD B0 F0	6 6 4 4 4 4 5 4 4 6	3 3 3 3 3 3 3	37 32 33 49 59 46 56 10	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1 1 1 1 1 1 1	B + M - B A - Stack B - Stack Stack - A Stack - B C							20 20 20 20

The Condition Code Register notes are listed after Table 12.

TABLE 11 - JUMP AND BRANCH INSTRUCTIONS

		1	Dire	ect	R	elat	ive	١,	Indi	eх	١,	Ext	nd	١,	n ha	ren		<u>C</u>			Co	_		
Operations	Mnemonic	OF	1~	#	OF	~	#	OF	٦ <u>-</u>	#	OF		-	+	P		-	H	-	_	3 2 V 2	_	1	0
Branch Always	BRA	†	t	t	20	3	2	t	†-	✝	+-	+	۳	۲	+	-+:	None	+;;	+-	-	#	=	÷	-
Branch Never	BRN	†	t	†~	21	3	2		†-	†-	†-	$^{+}$	┿	t	+	+	None	+	+-	-	#:	7	-	
Branch If Carry Clear	BCC	†	T	†-	24	3	2	<u> </u>	t	†-	†-	+	十	╁	+	+	C = 0	-	Ť	+	+:	7	÷	
Branch If Carry Set	BCS	1	Ť	T	25	3	12	\vdash	t	 	✝	+	t	t	+	-+-	C = 1	+-	+	-	#:	+	÷	
Branch If = Zero	BEQ		Ť	T	27	3	2	1	✝	†-	✝	╁	t	t	+	+	Z = 1	-		+	+	7	-	-
Branch If ≥ Zero	BGE	\top	†	†-	2C	3	12	\vdash	✝	+-	†⋯	+-	╁	╁	+	+	N (D V = 0	-	Ť	+-	Н.	:+:	-	Ĭ
Branch If > Zero	BGT	T	†	T	2E	3	2	t	t	t	1	†	t	۲	+	+	Z + (N (D V) = 0	•	+-	+	+	\pm	-	-
Branch If Higher	ВНІ	T	✝	✝	22	3	2	✝	+-	+	\vdash	+	+	╁╴	+	+	C + Z = 0	+-	+-	-	+	-	-	-
Branch If Higher or Same	BHS	†	t	1	24	3	2	-	$^{+}$	 	1	╁	t	╁	+	+	C = 0	•	+=	#	+	\pm	-	-
Branch If ≤ Zero	BLE	t	t	+	2F		2	\vdash	┼-	+	+-	╁	╁	╁	+	+	Z + (N (D V) = 1	1.	٠		#	#	-	-
Branch If Carry Set	BLO	Т	T		25	3	2		1	<u> </u>	1	$^{+}$	$^{+}$	۲	+	╅	C = 1	+ -	•	-	\pm	+	-	
Branch If Lower Or Same	BLS	 	+	t	23		2	-	1	+-	┢	╁	+	+-	+	+	C + Z = 1	-	-	+-		+	-	-
Branch If < Zero	BLT	T	T	T	2D	3	2	_	1	-	\vdash	✝	┢	H	+	+	N⊕∨ = 1	•	-	+-	+-	\pm	-	÷
Branch If Minus	BMI	1	T	1	2B	3	2	-	+-	-	 	+	┢	H	$^{+}$	+	N = 1	+-	•	Ŧ	+-	+	-	Ĭ
Branch If Not Equal Zero	BNE	t	Τ.	1	26	3	2		-	\vdash		╁	H	+-	$^{+}$	+	Z = 0	•		Ť	+	\pm	\exists	Ξ
Branch If Overflow Clear	BVC	†		†	28	3	2		\vdash	-		t	t	1	+	+	V = 0	Ť		Ť		+		Ξ
Branch If Overflow Set	BVS	Ť	T	Ť	29	3	2	-	Ħ	\vdash	-	1	H	1	+	+	V = 1	-	•	ŀ		+	_	Ĭ
Branch If Plus	BPL	İ	T	1	2A	3	2		1		1	+	-	1	+	+	N = 0	-	•				7	÷
Branch To Subroutine	BSR		†-	1	80	6	2		t		- 1	+	┢	t	+	+		+-	•	+	+-			÷
Jump	JMP	†	✝		1	1	Н	6E	3	2	7É	13	3	H	$^{+}$	+	See Special Operations	-		•	+=	+	_	÷
Jump To Subroutine	JSR	9D	5	2	-	╁		AD	6		во	3	Ľ.	+-	+	-+-	Figure 26		-	-	+-	+	-	₹
No Operation	NOP	-		<u> </u>	_	1	-	_	H	H	-	1	Ť	01	12	1		+	=	H	+-	#	_	₹
Return From Interrupt	RTI	\vdash	1	\vdash	 	Н	\vdash	-	-	\vdash	-	†		L	3 11	- 1		+-	Ť	١Ť	₩	+	Н	Ť
Return From Subroutine	RTS	t –	H	1-	\vdash	-	H	-	-	Н		╁	┝) 5	· I	See Special	1		Ļ	╬	. #	Н	Ţ
Software Interrupt	SWt	1	┢			\vdash	Н		-	Н	-	1	\vdash	_	1	1	Operations	+	s	-	╁	+	:+	Ĭ
Wait For Interrupt	WAI	\vdash	\vdash	\vdash		H	Н	-	\vdash	Н	-	┢	⊢		9		Figure 26	-	3	Ļ	۲	٠	-	<u>-</u>

TABLE 12 - CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

						C	on	d C	ode	Re	g
	Inherer	1t_				5	14	3	2	1	0
Operations	Mnemonic	QР		#	Boolean Operation	н	ī	N	z	v	c
Clear Carry	CLC	0C	2	1	0 - C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 -1	•	R	•	•	•	
Clear Overflow	CLV	0A	2	1	0 - V	•	•	•	•	Ř	•
Set Carry	SEC	OD	2	1	1 + C	1	•	•	ì		Ē
Set Interrupt Mask	SEI	OF	2	1	1 +1	-	s	•		-	•
Set Overflow	SEV	ОВ	2	1	1 - V	+	-	-		s	-
Accumulator A + CCR	TAP	06	2	1	A + CCR	1	1	1	1	H	7
CCR +Accumulator A		07		1	CCR - A	+-	 	<u> </u>	Ŀ	H	÷

LEGEND

- OPOperation Code (Hexadecimal)
- ~ Number of MPU Cycles
- MSP Contents of memory location pointed to by Stack Pointer
 - # Number of Program Bytes
 - + Arithmetic Plus
 - Arithmetic Minus
 - Boolean AND
 X Arithmetic Multiply
 - + Boolean Inclusive OR
- Boolean Exclusive OR
- M Complement of M
- Transfer Into
- O Bit = Zero
- 00 Byte = Zero

CONDITION CODE SYMBOLS

- H Half-carry from bit 3
- I Interrupt mask
 N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from MSB
- R Reset Always
- S Set Always
- Affected
- Not Affected

TABLE 13 - INSTRUCTION EXECUTION TIMES IN E-CYCLES

		ADI	DRESSI	NG MO	DE	
	hmmediate	Direct	Extended	pexepul	Inherent	Relative
ABA	•	•	:	•	2 3	•
ABX	•	•	•	•	3	•
ADC	2	3	4	4	•	
ADD	2	3	4	4	•	•
ADDD	2 2 4 2	3 3 5 3	6	6	•	•
AND	2	3	4	4	•	•
ASL	•	•	6	6	3	•
ASLD	•	•	•	•	3	•
ASR	•	•	6	6	2	•
BCC	•	•	6 •	•	•	3
BCS	•		•	•	•	3
BEQ	•	•	•	•	•	3
BGE	•	•	•	•	•	3
BGT	•	•		•	•	3
вні	•	3	•	•	•	3 3 3 3 3
BHS	•	•	•	•	•	3
BIT	2	3	4	4	•	•
BLE				•	•	3
BLO	•	•	•	•	•	3
BLS	•	ě	•	•	•	3
BLT	• • • •	•	•	•	•	3 3 3 3 3
ВМІ	•	•	•	•	•	3
BNE	•	•	•	•	•	3
BPL	•	•	•	•	•	3
BRA		•	•	•	•	3
BRN BSR		•	•	•	•	3
BVC			•	•	•	6
BVS		•	•	•	•	3
CBA	• •	•	•	•	•	3
CLC		•	•	•	2	•
CLI				•	2	•
CLR			6	6	2	•
CLV			6	6	2 2 2 2 2	•
CMP	2	3	4	4	•	
COM	•	•	- 6	6	2	•
CPX	4		6	6	·	
DAA	- I	5 •	•	•		
DEC			6		2 2	
DES	•	•	•	6	2	
DEX		•			3	
EOR	2	3		4	<u> </u>	
INC	4 • • • 2	3	4 6	6	• • 3	_ []
INS	•	•	ě	ě	3	

		ADE	PESSI	NG MO	DE	
	Immediate	Direct	Extended	Indexed	Inherent	Relative
JMP JSR LDA LDD LDS LDX	2 3 3 3	5 3 4 4	3 6 4 5 5	3 6 4 5 5	3	• • • • • • •
LSL LSLD LSR LSRD MUL NEG NOP	•	•	6 • 6	6 6	2 3 2 3 10 2 2	• • • • •
ORA PSH PSHX PUL PULX ROL ROR	2	3	4 • • • 6 6	4 • • 6 6	3 4 4 5 2	•
RTI RTS SBA SBC SEC SEI SEV	2	3	4	6	10 5 2 • 2 2 2	•
STA STD STS STX SUB SUBD SWI	2 4	3 4 4 4 3 5	4 5 5 4 6	4 5 5 4 6	• • • •	• • • • • •
TAB TAP TBA TPA TST TSX TXS WAI	2 4 • • • • • • • • • • • • • • • • • •	•	6		2 2 2 2 2 2 3 3	•

SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 14 provides a detailed description of the information present on the address bus, data bus, and the read/write (R/\overline{W}) line during each cycle of each instruction.

The information is useful in comparing actual with expected results during debug of both software and hardware as the program is executed. The information is categorized in groups according to addressing mode and number of cycles

per instruction. In general, instructions with the same addressing mode and number of cycles execute in the same manner. Exceptions are indicated in the table.

Note that during MPU reads of internal locations, the resultant value will not appear on the external data bus except in mode 0. "High order" byte refers to the most significant byte of a 16-bit value.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 1 of 5)

Address Mode and Instructions		Cycles	Cycle	Address Bus	R/W Line	Data Bus
IMMEDIA	TE			· · · · · · · · · · · · · · · · · · ·	1 =	
ADC ADD AND BIT	EOR LDA ORA SBC	2	2	Opcode Address Opcode Address + 1	1	Opcode Operand Data
CMP LDS LDX LDD CPX	\$∪B 	3	1 2 3	Opcode Address Opcode Address + 1 Opcode Address + 2 Opcode Address	1 1 1	Opcode Operand Data (High Order Byte) Operand Data (Low Order Byte) Upcode
SUBD ADDD		<u> </u>	2 3 4	Opcode Address + 1 Opcode Address + 2 Address Bus FFFF	1	Operand Data (High Order Byte) Operand Data (Low Order Byte) Low Byte of Restart Vector
ADC ADD ADD AND BIT CMP	EOR LDA ORA SBC SUB	3	2 3	Opcode Address Opcode Address+! Address of Operand	1 1 1	Opcode Address of Operand Operand Data
STA	-	3	1 2 3	Opcode Address Opcode Address+1 Destination Address	1 1 0	Opcode Destination Address Data from Accumulator
LDS LDX LDD		4	1 2 3 4	Opcode Address Opcode Address + 1 Address of Operand Operand Address + 1	1 1 1	Opcode Address of Operand Operand Data (High Order Byte) Operand Data (Low Order Byte)
STS STX STD		4	1 2 3 4	Opcode Address Opcode Address + 1 Address of Operand Address of Operand + 1	1 1 0	Opcode Address of Operand Register Data (High Order Byte) Register Data (Low Order Byte)
CPX SUBD ADDD		5	1 2 3 4 5	Opcode Address Opcode Address + 1 Operand Address Operand Address + 1 Address Bus FFFF	1 1 1 1	Opcode Address of Operand Operand Data (High Order Byte) Operand Data (Low Order Byte) Low Byte of Restart Vector
JSR		5	1 2 3 4 5	Opcode Address Opcode Address + 1 Subroutine Address Stack Pointer Stack Pointer = 1	1 1 1 0 0	Opcode Irrelevant Data First Subroutine Opcode Return Address (Low Order Byte) Return Address (High Order Byte)

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 2 of 5)

	Address Mode and Instructions		Cycle		R/₩	
Inst	tructions	Cycles	#	Address Bus	Line	Data Bus
EXTENDED				**		
JMP		3	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1	Jump Address (High Order Byte)
			3	Opcode Address + 2	1 1	Jump Address (Low Order Byte)
ADC	EOR	4	1	Opcode Address	1	Opcode
ADD	LDA		2	Opcode Address + 1	1	Address of Operand
AND	ORA		3	Opcode Address + 2	1 1	Address of Operand (Low: Order Butt-
B⊧T	SBC	i	4	Address of Operand	1 ;	Operand Data
CMP	SUB		ĺ			
STA		4	1	Opcode Address	1	Opcode
			2.	Opcode Address + 1	1 1	Destination Address (High Order Byte:
			3	Opcode Address + 2	[1]	Destination Address (Low Order Byte:
			4	Operand Destination Address	U	Data from Accumulator
LDS		5	1	Opcode Address	1	Opcode
LDX			2	Opcode Address + 1	1 1	Address of Operand (High Order Byte)
LDD			3	Opcode Address + 2	,	Address of Operand How Order Byte-
			4	Address of Operand	1 1	Operand Data (High Order Byte-
			5	Address of Operand + 1	111	Operand Data (Low Order Byte)
SIS	*****	5	,	Opcode Address	+ , f	Cocode
STX		1 1		Opcode Address + 1	1	Address of Operand (High Order Byte)
SID			3	Opcode Address + .		Address of Operand (Low Order Byte)
		1	4	Address of Operand	101	Operand Data (High Order Byte)
		[]	5	Address of Operand + 1	13	Operand Data (Low Order Byte)
ASL	LSR	6		Opcode Address	1	Cocade
ASR	NEG		- 2	Opcode Address + 1		Address of Operand, High Order Byter
CLR	ROL	i	3	Opcode Address + .	1 . 1	Address of Operand Low Order Byter
COM	ROR		4	Address of Operand	1	Carrent Operand Data
DEC	TST*		5	Address Bus FFFF		. ow Byte of Restart Vector
INC			6	Address of Operand	1 0	New Operand Data
CPX		6	1	Opcode Address	1-1	Pocode
SUBD			2	Opcode Address + 1		Operand Address (High Order Byte)
ADDD			3	Opcode Address + 2	1	Operand Address (Low Order Byte)
			4	Operand Address	$1 \cdot 1$	Operand Data (High Order Byte)
			5	Operand Address + 1		Operand Data (Low Order Byte)
		1 1	6	Address Bus FFFF	1 1	Low Byte of Restart Vector
JSR		6	7	Opcode Address	1	Opcode
		"	2	Opcode Address + 1	1 ; 1	Address of Subroutine (High Order Byte)
			3	Opcode Address + 2	Lil	Address of Subroutine (Law Order Byte:
			4	Subroutine Starting Address		Opcode of Next Instruction
		[5	Stack Pointer	0	Return Address (Low Order Byte)
		1 1	6	Stack Pointer – 1	0	Return Address (High Order Byte)
		1 1	٧	O took + Unitel - 1	1 0	neturn Audress (High Order Byte)

^{*} IST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus - \$FFFF

TABLE 14 -- CYCLE-BY-CYCLE OPERATION (Sheet 3 of 5)

Address Mode		Cycle		R/W	
Instruction	s Cycles	*	Address Bus	Line	Data Bus
INDEXED					
JMP	3	1	Opcode Address	1	Opcode
		2	Opcode Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EO	1 4	1	Opcode Address	1	Opcode
ADD LD	A	2	Opcode Address + 1	1	Offset
AND OR.	4 Ι	3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SB	2	4	Index Register Plus Offset	1	Operand Data
CMP SUI	з		•	1	· ·
STA	4	1	Opcode Address	1	Opcode
_	į	2	Opcode Address + 1	1	Offset
	1	3	Address Bus FFFF	1 1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS	5	1	Opcode Address	+,-	Opcode
LDX	ľ	2	Opcode Address + 1	1	Offset
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS	5		Opcode Address	1 1	Opcode
STX	Ĭ	2	Opcode Address + 1	1 1	Offset
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector
010		4	Index Register Plus Offset	0	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	l o	Operand Data (Low Order Byte)
ASL LSF	6	1	Opcode Address	1	Opcode
ASR NEO		2	Opcode Address + 1	li	Offset
CLR RO		3	Address Bus FFFF	1	Low Byte of Restart Vector
COM RO		4	Index Register Plus Offset	1	Current Operand Data
DEC TS1		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC	1	6	Index Register Plus Offset	o i	New Operand Data
CPX	6	1	Opcode Address	1	Opcode
SUBD	1 "	2	Opcode Address + 1	1 ,	Offset
ADDD		3	Address Bus FFFF	I i I	Low Byte of Restart Vector
AUUU	į.	4	Index Register + Offset	1 1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1		Operand Data (High Order Byte)
	i	6	Address Bus FFFF	1 ' 1	Low Byte of Restart Vector
JSR	6	1	Opcode Address	∤ -, -∤	
Jan	6	2	Opcode Address + 1		Opcode Offset
		3	Address Bus FFFF		
	[4	Index Register + Offset];	Low Byte of Restart Vector
		5	Stack Pointer	0	First Subroutine Opcode
		6	Stack Pointer – 1	0	Return Address (Low Order Byte)
		0	Stack reinter - I	ΙÚ	Return Address (High Order Byte)

^{*}TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus = \$FFFF


TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 4 of 5)

Addr	ess Mode ar	nd		Cycle		R/W	
le	estructions		Cycles	#	Address Bus	Line	Data Bus
INHEREN	NT						
ABA ASL ASR CBA CLC	DAA DEC INC LSR NEG	SEC SEI SEV TAB TAP	2	1 2	Opcode Address Opcode Address+1	1	Opcode Opcode of Next Instruction
CLI CLR CLV COM	NOP ROL ROR SBA	TBA TPA TST					
ABX			3	1 2 3	Opcode Address Opcode Address + 1 Address Bus FFFF	1 1 1	Opcode Irrelevant Data Low Byte of Restart Vector
ASLD LSRD			3	1 2 3	Opcode Address Opcode Address + 1 Address Bus FFFF	1 1 1	Opcode irrelevant Data Low Byte of Restart Vector
DES INS			3	1 2 3	Opcode Address Opcode Address + 1 Previous Stack Pointer Contents	1 1 1	Opcode Opcode of Next Instruction Irrelevant Data
INX DEX			3	1 2 3	Opcode Address Opcode Address + I Address Bus FFFF	1 1 1	Opcode Opcode of Next Instruction Low Byte of Restart Vector
PSHA PSHB			3	1 2 3	Opcode Address Opcode Address + 1 Stack Pointer	0	Opcode Opcode of Next Instruction Accumulator Data
TSX			3	1 2 3	Opcode Address Opcode Address + 1 Stack Pointer	1 1	Opcode Opcode of Next Instruction Irrelevant Data
TXS			3	1 2 3	Opcode Address Opcode Address + 1 Address Bus FFFF	1 1 1	Opcode Opcode of Next Instruction Low Byte of Restart Vector
PULA PULB			4	1 2 3 4	Opcode Address Opcode Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Opcode Opcode of Next Instruction Irrelevant Data Operand Data from Stack
PSHX			4	1 2 3 4	Opcode Address Opcode Address + † Stack Pointer Stack Pointer - 1	1 1 0	Opcode Irrelevant Data Index Negister (Low Order Byte) Index Register (High Order Byte)
PULX			5	1 2 3 4 5	Opcode Address Opcode Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1	Opcode Irrelevant Data Irrelevant Data Index Register (High Order Byte) Index Register (Low Order Byte)
ATS			5	1 2 3 4 5	Opcode Address Opcode Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2	1 1 1 1	Opcode Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction (Low Order Byte)
WAI			9	1 2 3 4 5 6 7 8	Opcode Address Opcode Address + 1 Stack Pointer Stack Pointer - 1 Stack Pointer - 2 Stack Pointer - 3 Stack Pointer - 3 Stack Pointer - 5 Stack Pointer - 5 Stack Pointer - 5	1 0 0 0 0 0	Opcode Opcode of Next Instruction Return Address (Low Order Byte) Return Address (High Order Byte) Index Register (Low Order Byte) Index Register (High Order Byte) Contents of Accumulator A Contents of Accumulator B Contents of Condition Code Register

EF6801 • EF6803

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 5 of 5)


	ddress	Mode	and		Cycle		R/W	
		ctions		Cycles		Address Bus	Line	
NHEF	RENT			<u> </u>	1			5818 503
MUL			-	10	1	Opcode Address	1,	Opcode
1.0.0				10	2	Opcode Address + 1		Irrelevant Data
ľ					3	Address Bus FFFF	l i	Low Byte of Restart Vector
				1 .	4	Address Bus FFFF	l i	
l					5	Address Bus FFFF	1 1	Low Byte of Restart Vector
				1	6	Address Bus FFFF	1 1	Low Byte of Restart Vector
i				1	7	Address Bus FFFF	l i	Low Byte of Restart Vector
ļ]	8	Address Bus FFFF	l i	Low Byte of Restart Vector
[1	9	Address Bus FFFF	1 ;	Low Byte of Restart Vector
!					10	Address Bus FFFF	1 .	Low Byte of Restart Vector
RTI				+			1	Low Byte of Restart Vector
RII				10	1	Opcode Address	1	Opcode
					2	Opcode Address + 1	1	Irrelevant Data
					3	Stack Pointer	1	Frrelevant Data
					4	Stack Pointer + 1	1	Contents of Condition Code Register from Stack
				1 1	5	Stack Pointer + 2	1	Contents of Accumulator B from Stack
				i 1	6	Stack Pointer+3	1	Contents of Accumulator A from Stack
				1 1	7	Stack Pointer+4	1	Index Register from Stack (High Order Byte)
				i i	8	Stack Pointer+5	1	Index Register from Stack (Low Order Byte)
]]	9	Stack Pointer+6	1	Next Instruction Address from Stack (High Order Byte)
				L I	10	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI				12	1	Opcode Address	1	Opcode
				1	2	Opcode Address + 1	1 1	Irrelevant Data
				1 1	3	Stack Pointer	0	Return Address (Low Order Byte)
					4	Stack Pointer – 1	0	Return Address (High Order Byte)
				1 1	5	Stack Pointer - 2	0	Index Register (Low Order Bytel
					6	Stack Pointer - 3	0	Index Register (High Order Byte)
					7	Stack Pointer - 4	0	Contents of Accumulator A
					8	Stack Pointer - 5	0	Contents of Accumulator B
					9	Stack Pointer - 6	0	Contents of Condition Code Register
				[[10	Stack Pointer - 7	1 1	Irrelevant Data
					11	Vector Address FFFA (Hex)	1 1	Address of Subroutine (High Order Byte)
					12	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELAT	IVE						4	
8CC	BHT	BNE	BLO	3	1	Opcode Address	TiT	Opcode
BCS		BPL		_]	2	Opcode Address + 1		Branch Offset
BEQ			BRN	' I	3	Address Buss FFFF	$ \cdot $	Low Byte of Restart Vector
BGE		BVC			~		1 ' 1	cow page o, pestall sector
BGT	ВМІ				1			
BSR				6	, 	Opcode Address	1	Opcode
			-	- T	2	Opcode Address + 1	1 1	Branch Offset
					3	Address Bus FFFF		Low Byte of Restart Vector
			ı	- 1	4	Subroutine Starting Address	1	Opcode of Next Instruction
			1	- 1	5	Stack Pointer	0	
			- 1		6	Stack Pointer – 1	0	Return Address (Low Order Byte)
	-			—L				Return Address (High Order Byte)




BIN - Address of next instruction in Main Program to be executed upon return from subroutine

RTN_H = Most significant byte of Return Address RTN_I = Lest significant byte of Return Address = = Stack Pointer After Execution K = & but Unsigned Value

CASES






P SUFFIX
PLASTIC PACKAGE

ALSO AVAILABLE


C SUFFIX CERAMIC PACKAGE





CB-521

FN SUFFIX PLCC 44



These specifications are subject to change without notice.

Please inquire with our sales offices about the availability of the different packages.


ORDERING INFORMATION

The information required when ordering a custom MCD is fisted below. The ROM program may be transmitted to the MOMSON SEMICONDUCTEURS on EPROMission and EFFDOS/MDOS* disk file.

To initiate a BOM pattern for the MCU it is necessary to first contact your local PHOMSON SEMICONDUC TEURS representative or distributor.

EPROMs

Two 2708 or one 2716 type LPROMs, programmed with the customer program- (positive logic sense for address and data), may be submitted for pattern generation. The EPROM must be clearly marked to indicate which EPROM corresponds to which address space. The recommended marking procedure is illustrated below:



XXX Costoners

After the EPROMis) are marked, they should be placed in conductive IC carriers and securely packed. Do not use stylefoam.

VERIFICATION MEDIA

At original pattern media (EPROMs or floppy disk) are filled for contractual purposes and are not returned. A computer stirrig of the ROM code will be generated and returned arong with a listing verification form. The issuing should be thoroughly checked and the verification form completed, signed, and returned to THOMSON SEMICONDUCTEURS. The signer verification form constitutes the

contractual agreement for creation of the customer mask. If Javied, THOMSON SEMICONDUCTEURS will program on clank EPROM from the data file used to create the cust im mask and aid in the verification process.

ROM VERIFICATION UNITS (RVUs)

The MCOs containing the customer's ROM pattern will be sent for program verification. These units will have been hade using the custom mask but are for the purpose of ROM vertication only. For expediency they are usually unmarked, packaged in ceramic, and tested pely at room emperature and 5 volts. These RVUs are included in the mask charge and are not production parts. The RVUs are thus not guaranteed by THOMSON SEMICONDUCTEURS, Quality Assurance, and should be discarded after verification is completed.

FLEXIBLE DISKS

The disk media submitted must be single-sided, EFDOS/ MDOS1 compatible floppies.

The customer must write the binary file name and company name on the disk with a folt-tip-pen. The minimum EFDOS/MDOS* system files, as well as the absolute binary object file (Filename LO type of file) from the 6801 cross assembler, must be on the disk. An object file made from a memory dump using the ROLLOUT command is also acceptable. Consider submitting a source listing as well as the following files: filename LX (DEVI-CE/EXORciser loadable formatt and filename SA (ASCII Source Code). These files will of course be kept confidential and are used 1) to speed up the process in-house if any problems arise, and 2) to speed up the user-to-factory interface if the user finds any software errors and needs assistance quickly from THOMSON SEMICONDUC-LEURS factory representatives.

EFDOS is THOMSON SEMICONDUCTEURS' Disk Operating System available on development systems such as DEVICE,...

MDOS* is MOTOROLA's Disk Operating System available on revelopment systems such as EXORciser,...

*Requires prior factory approval

Whenever ordering a custom MCU is required, please contact your local THOMSON SEMICONDUCTEURS representative or THOMSON SEMICONDUCTEURS distributor and/or complete and send the attached "MCU customer ordering sheet" to your local THOMSON SEMICONDUCTEURS representative.

ORDERING INFORMATION

		1	E	F6803	1	P V	·						
				Device	•		Ì		- Scre	ening le	evel		
	elow horizontally prossibilities on			ackage de suffix						r. temp. 3 temper		end scree	ening
			F	ACKAG	E		OP	ER. TEI	MP.	sc	REENI	NG LEV	ΈL
L	DEVICE	С	J	P	E	FN	L*	٧	М	Std	D	G/B	B/E
1.0 MHz	MHz EF6801/03			•		•	•			•			
1.0 MHz	EF6801/03			•				•		•			Г
,	EF6803	•						•		•		1	
	FF0004/004			•		•	•			•			
1.25 MHz	EF6801/03-1			•				•	1	•		İ	
	EF6803-1	•						•		•			
4.5.4411-	EF68A01/03			•			•			•			
1.5 MHz	EF68A03	•								•			
2.0 MHz	EF68B01/03	T -		•		T						T	$\overline{}$

Examples: EF6801P, EF6801FN, EF6801PV, EF6803CV

Package: C: Ceramic DIL, J: Cerdip DIL, P: Plastic DIL, E: LCCC, FN: PLCC.

Oper. temp.: L*: 0°C to +70°C, V: -40°C to +85°C, M: -55°C to +125°C, *: may be omitted.

Screening level: Std: (no-end suffix), D: NFC 96883 level D,

G/B: NFC 96883 level G, B/B: NFC 96883 level B and MIL-STD-883C level B.

EXORciser is a registered trade mark of MOTOROLA Inc.

EF6801 FAMILY - MCU	CUSTOMER ORDERING SHEET
Commercial reference : EFF68 Customer's marking : 11 characters max.	Customer name: Company: Address: Phone:
Application :	Specification reference : THOMSON SEMICONDUCTEURS reference
ROM capacity required : bytes	Number of interrupt vectors :
Temperature range: □ 0°C to + 70°C □ -40°C to + 85°C □ -40°C to + 105°C*	Quality level: STD D Other* (customer's quality specification ref.:
Package :	Software developed by :
☐ Plastic ☐ PLCC	☐ THOMSON SEMICONDUCTEURS application lab. ☐ External lab. ☐ Customer
PATTERN MEDIA (a listing may be supplied in addition for checking purposes):	OPTION LIST : — Internal max. clock frequency :
☐ EPROM Reference :	□ 1.0 MHz
☐ EFDOS/MDOS* disk file (DEVICE/EXORciser) ☐ 8" floppy ☐ 5" 1/4 floppy	☐ 1.25 MHz ☐ 1.5 MHz ☐ 2.0 MHz
□ Other*	
* Requires prior factory approval	
Yearly quantity forecast :	start of production date :for a shipment period of :
CUSTOMER CONTACT NAME : DA	TE: SIGNATURE:

40/40