## intersil

## Quad, 256 Tap, Low Voltage Digitally Controlled Potentiometer (XDCP ${ }^{\text {TM }}$ )

## ISL23445

The ISL23445 is a volatile, low voltage, low noise, low power, 256 tap, quad digitally controlled potentiometer (DCP) with an SPI Bus ${ }^{\mathrm{TM}}$ interface. It integrates four DCP cores, wiper switches and control logic on a monolithic CMOS integrated circuit.

Each digitally controlled potentiometer is implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the SPI bus interface. Each potentiometer has an associated volatile Wiper Register (WRi, $\mathrm{i}=\mathbf{0}, \mathbf{1}, 2,3$ ) that can be directly written to and read by the user. The contents of the WRi controls the position of the wiper. When powered on, the wiper of each DCP will always commence at mid-scale (128 tap position).

The low voltage, low power consumption, and small package of the ISL23445 make it an ideal choice for use in battery operated equipment. In addition, the ISL23445 has a V LOGIC pin allowing down to 1.2 V bus operation, independent from the $\mathrm{V}_{\mathrm{CC}}$ value. This allows for low logic levels to be connected directly to the ISL23445 without passing through a voltage level shifter.

The DCP can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

## Applications

- Power supply margining
- Trimming sensor circuits
- Gain adjustment in battery powered instruments
- RF power amplifier bias compensation


## Features

- Four potentiometers per package
- 256 resistor taps
- $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$ or $100 \mathrm{k} \Omega$ total resistance
- SPI serial interface
- No additional level translator for low bus supply
- Daisy Chaining of multiple DCPs
- Maximum supply current without serial bus activity (standby)
- $5 \mu \mathrm{~A} @ \mathrm{~V}_{\mathrm{CC}}$ and $\mathrm{V}_{\text {LOGIC }}=5 \mathrm{~V}$
- $2 u A @ V_{C C}$ and $V_{\text {LOGIC }}=1.7 \mathrm{~V}$
- Shutdown Mode
- Forces the DCP into an end-to-end open circuit and RWi is connected to RLi internally
- Reduces power consumption by disconnecting the DCP resistor from the circuit
- Power supply
- $\mathrm{V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ to 5.5 V analog power supply
- $\mathrm{V}_{\text {LOGIC }}=1.2 \mathrm{~V}$ to 5.5 V SPI bus/logic power supply
- Wiper resistance: $70 \Omega$ typical @ $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$
- Power-on preset to mid-scale (128 tap position)
- Extended industrial temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- 20 Ld TSSOP or 20 Ld QFN packages
- Pb-free (RoHS compliant)


FIGURE 1. FORWARD AND BACKWARD RESISTANCE vs TAP POSITION, 10k DCP


FIGURE 2. VREF ADJUSTMENT

## Block Diagram



## Pin Configurations




## Pin Descriptions

| TSSOP | QFN | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| 1 | 19 | RLO | DCPO "low" terminal |
| 2 | 20 | RWO | DCPO wiper terminal |
| 3 | 1 | VCC | Analog power supply. <br> Range 1.7V to 5.5V |
| 4 | 2 | RHO | DCPO "high" terminal |
| 5 | 3 | RL1 | DCP1 "low" terminal |
| 6 | 4 | RW1 | DCP1 wiper terminal |
| 7 | 5 | RH1 | DCP1 "high" terminal |
| 8,12 | 6,10 | GND | Ground pin |
| 9 | 7 | VLOGIC | SPI bus /logic supply <br> Range 1.2V to 5.5V |
| 10 | 8 | SDI | Logic Pin - Serial bus data input |
| 11 | 9 | $\overline{\text { CS }}$ | Logic Pin - Active low chip select |
| 13 | 11 | SDO | Logic Pin - Serial bus data output <br> (configurable) |
| 14 | 12 | SCK | Logic Pin - Serial bus clock input |
| 15 | 13 | RH2 | DCP2 "high" terminal |
| 16 | 14 | RW2 | DCP2 wiper terminal |
| 17 | 15 | RL2 | DCP2 "low" terminal |
| 18 | 16 | RH3 | DCP3 "high" terminal |
| 19 | 17 | RW3 | DCP3 wiper terminal |
| 20 | 18 | RL3 | DCP3 "low" terminal |
|  |  |  |  |
| 17 |  |  |  |

## Ordering Information

| PART NUMBER <br> (Notes 1, 2, 3) | PART MARKING | RESISTANCE OPTION (k $\Omega$ ) | TEMP RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE <br> (Pb-free) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ISL23445TFVZ | 23445 TFVZ | 100 | -40 to +125 | 20 Ld TSSOP | MDP0044 |
| ISL23445UFVZ | 23445 UFVZ | 50 | -40 to +125 | 20 Ld TSSOP | MDP0044 |
| ISL23445WFVZ | 23445 WFVZ | 10 | -40 to +125 | 20 Ld TSSOP | MDP0044 |
| ISL23445TFRZ | 445T | 100 | -40 to +125 | 20 Ld 3x4 QFN | L20.3x4 |
| ISL23445UFRZ | 445U | 50 | -40 to +125 | 20 Ld 3x4 QFN | L20.3x4 |
| ISL23445WFRZ | 445W | 10 | -40 to +125 | 20 Ld 3x4 QFN | L20.3x4 |

NOTES:

1. Add "-TK" suffix for 1k unit or "-T7A" suffix for 250 unit Tape and Reel options. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL23445. For more information on MSL please see techbrief TB363.
Absolute Maximum Ratings
Supply Voltage Range
VCc. ..... -0.3 V to 6.0 V
VLOGIC ..... 0.3 V to 6.0 V
Voltage on Any DCP Terminal Pin. ..... -0.3 V to 6.0 V
Voltage on Any Digital Pins ..... -0.3 V to 6.0 V
Wiper Current $\mathrm{I}_{\mathrm{W}}$ (10s). ..... $\pm 6 \mathrm{~mA}$
ESD Rating
Human Body Model (Tested per JESD22-A114E) .....  6kV
CDM Model (Tested per JESD22-A114E) ..... 1kV
Machine Model (Tested per JESD22-A115-A). ..... 300V
Latch Up (Tested per JESD-78B; Class 2, Level A) 100 mA @ $+125^{\circ} \mathrm{C}$

## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| 20 Ld TSSOP Package (Notes 4, 7) $\ldots \ldots$. | 85 | 33 |
| 20 Ld QFN Package (Notes 5, 6) $\ldots \ldots$. | 40 | 4 |

Maximum Junction Temperature (Plastic Package) . . . . . . . . . . . . $+150^{\circ} \mathrm{C}$ Storage Temperature Range.......................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

## Recommended Operating Conditions

Temperature $.40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
VCC Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.7. 1 V to 5.5 V
V ${ }_{\text {LOGIC }}$ Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.2V to 5.5V
DCP Terminal Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to V $_{\text {CC }}$
Max Wiper Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 3 m A$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:
4. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
5. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379
6. For $\theta_{\mathrm{JC}}$, the "case temp" location is the center of the exposed metal pad on the package underside.
7. For $\theta_{\mathrm{Jc}}$, the "case temp" location is taken at the package top center.

Analog Specifications $\quad \mathrm{V}_{C C}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGIC}}=1.2 \mathrm{~V}$ to 5.5 V over recommended operating conditions unless otherwise stated. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 20) | TYP (Note 8) | $\begin{gathered} \text { MAX } \\ \text { (Note 20) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {TOTAL }}$ | RH to RL Resistance | W option |  | 10 |  | k $\Omega$ |
|  |  | U option |  | 50 |  | $\mathrm{k} \Omega$ |
|  |  | T option |  | 100 |  | $\mathrm{k} \Omega$ |
|  | RH to RL Resistance Tolerance |  | -20 | $\pm 2$ | +20 | \% |
|  | End-to-End Temperature Coefficient | W option |  | 125 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  |  | U option |  | 65 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  |  | T option |  | 45 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{RH}}, \mathrm{V}_{\mathrm{RL}}$ | DCP Terminal Voltage | $\mathrm{V}_{\mathrm{RH}}$ or $\mathrm{V}_{\mathrm{RL}}$ to GND | 0 |  | Vcc | V |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper Resistance | RH - floating, $\mathrm{V}_{\mathrm{RL}}=0 \mathrm{~V}$, force $\mathrm{I}_{\mathrm{W}}$ current to the wiper, $\begin{aligned} & \mathrm{I}_{\mathrm{W}}=\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{RL}}\right) / \mathrm{R}_{\text {TOTAL }}, \\ & \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | 70 | 200 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ |  | 580 |  | $\Omega$ |
| $\mathrm{C}_{\mathrm{H}} / \mathrm{C}_{\mathrm{L}} / \mathrm{C}_{\mathrm{W}}$ | Terminal Capacitance | See "DCP Macro Model" on page 9 |  | 32/32/32 |  | pF |
| ILkgDCP | Leakage on DCP Pins | Voltage at pin from GND to $\mathrm{V}_{\mathrm{CC}}$ | -0.4 | < 0.1 | 0.4 | $\mu \mathrm{A}$ |
| Noise | Resistor Noise Density | Wiper at middle point, W option |  | 16 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  |  | Wiper at middle point, U option |  | 49 |  | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ |
|  |  | Wiper at middle point, T option |  | 61 |  | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ |
| Feed Thru | Digital Feed-through from Bus to Wiper | Wiper at middle point |  | -65 |  | dB |
| PSRR | Power Supply Reject Ratio | Wiper output change if $\mathrm{V}_{\mathrm{CC}}$ change $\pm 10 \%$; wiper at middle point |  | -75 |  | dB |

## ISL23445

Analog Specifications
$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=1.2 \mathrm{~V}$ to 5.5 V over recommended operating conditions unless otherwise stated. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 20) | TYP (Note 8) | $\begin{gathered} \text { MAX } \\ \text { (Note 20) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOLTAGE DIVIDER MODE (OV @ RL; $\mathrm{V}_{\text {CC }}$ @ RH; measured at RW, unloaded) |  |  |  |  |  |  |
| INL (Note 13) | Integral Non-linearity, Guaranteed Monotonic | W option | -1.0 | $\pm 0.5$ | +1.0 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 9) } \end{aligned}$ |
|  |  | U, T option | -0.5 | $\pm 0.15$ | +0.5 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 9) } \end{aligned}$ |
| $\begin{gathered} \text { DNL } \\ \text { (Note 12) } \end{gathered}$ | Differential Non-linearity, Guaranteed Monotonic | W option | -1 | $\pm 0.4$ | +1 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 9) } \end{aligned}$ |
|  |  | U, Toption | -0.4 | $\pm 0.1$ | +0.4 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 9) } \end{aligned}$ |
| FSerror <br> (Note 11) | Full-scale Error | W option | -5 | -2 | 0 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 9) } \end{aligned}$ |
|  |  | U, T option | -2 | -0.5 | 0 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 9) } \end{aligned}$ |
| $\begin{aligned} & \text { ZSerror } \\ & \text { (Note 10) } \end{aligned}$ | Zero-scale Error | W option | 0 | 2 | 5 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 9) } \end{aligned}$ |
|  |  | U, T option | 0 | 0.4 | 2 | $\begin{aligned} & \text { LSB } \\ & \text { (Note 9) } \end{aligned}$ |
| Vmatch (Note 22) | DCP to DCP Matching | DCPs at same tap position, same voltage at all RH terminals, and same voltage at all RL terminals | -2 | $\pm 0.5$ | 2 | $\begin{gathered} \text { LSB } \\ \text { (Note 9) } \end{gathered}$ |
| TC <br> (Note 14) | Ratiometric Temperature Coefficient | W option, Wiper Register set to 80 hex |  | 8 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  |  | U option, Wiper Register set to 80 hex |  | 4 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
|  |  | T option, Wiper Register set to 80 hex |  | 2.3 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\text {t LS_Settling }}$ | Large Signal Wiper Settling Time | From code 0 to FF hex, measured from 0 to 1LSB settling of the wiper |  | 300 |  | ns |
| $\mathrm{f}_{\text {cutoff }}$ | -3dB Cutoff Frequency | Wiper at middle point W option |  | 1200 |  | kHz |
|  |  | Wiper at middle point $U$ option |  | 250 |  | kHz |
|  |  | Wiper at middle point T option |  | 120 |  | kHz |

## RHEOSTAT MODE (Measurements between RW and RL pins with RH not connected, or between RW and RH with RL not connected)

| $\begin{gathered} \mathrm{R}_{\mathrm{INL}} \\ \text { (Note 18) } \end{gathered}$ | Integral Non-linearity, Guaranteed Monotonic | W option; $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V | -2.0 | $\pm 1$ | +2.0 | $\begin{gathered} \mathrm{MI} \\ \text { (Note 15) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | W option; $\mathrm{V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ |  | 10.5 |  | $\begin{gathered} \text { MI } \\ \text { (Note 15) } \end{gathered}$ |
|  |  | $\mathrm{U}, \mathrm{T}$ option; $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V | -1.0 | $\pm 0.3$ | +1.0 | $\begin{gathered} \mathrm{MI} \\ \text { (Note 15) } \end{gathered}$ |
|  |  | $\mathrm{U}, \mathrm{T}$ option; $\mathrm{V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ |  | 2.1 |  | $\begin{gathered} \mathrm{MI} \\ \text { (Note 15) } \end{gathered}$ |
| $\mathrm{R}_{\mathrm{DNL}}$(Note 17) | Differential Non-linearity, Guaranteed Monotonic | W option; $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V | -1 | $\pm 0.4$ | +1 | $\begin{gathered} \mathrm{MI} \\ \text { (Note 15) } \end{gathered}$ |
|  |  | W option; $\mathrm{V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ |  | $\pm 0.6$ |  | $\begin{gathered} \mathrm{MI} \\ \text { (Note 15) } \end{gathered}$ |
|  |  | $\mathrm{U}, \mathrm{T}$ option; $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V | -0.5 | $\pm 0.15$ | +0.5 | $\begin{gathered} \mathrm{MI} \\ \text { (Note 15) } \end{gathered}$ |
|  |  | $\mathrm{U}, \mathrm{T}$ option; $\mathrm{V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ |  | $\pm 0.35$ |  | $\begin{gathered} \mathrm{MI} \\ \text { (Note 15) } \end{gathered}$ |

Analog Specifications
$\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=1.2 \mathrm{~V}$ to 5.5 V over recommended operating conditions unless otherwise stated. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | $\begin{gathered} \text { MIN } \\ \text { (Note 20) } \end{gathered}$ | TYP (Note 8) | MAX (Note 20) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {offset }}$ (Note 16) | Offset, wiper at 0 position | W option; $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V | 0 | 3 | 5.5 | $\begin{gathered} \mathrm{MI} \\ (\text { Note 15) } \end{gathered}$ |
|  |  | W option; $\mathrm{V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ |  | 6.3 |  | $\begin{gathered} \mathrm{MI} \\ \text { (Note 15) } \end{gathered}$ |
|  |  | $\mathrm{U}, \mathrm{T}$ option; $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V | 0 | 0.5 | 2 | $\begin{gathered} \mathrm{MI} \\ \text { (Note 15) } \end{gathered}$ |
|  |  | $\mathrm{U}, \mathrm{T}$ option; $\mathrm{V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ |  | 1.1 |  | (Note 15) |
| Rmatch (Note 23) | DCP to DCP Matching | Any two DCPs at the same tap position with the same terminal voltages | -2 | $\pm 0.5$ | 2 | $\begin{gathered} \text { LSB } \\ \text { (Note 9) } \end{gathered}$ |
| TCR <br> (Note 19) | Resistance Temperature Coefficient | W option; Wiper register set between 32 hex and FF hex |  | 170 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  |  | U option; Wiper register set between 32 hex and FF hex |  | 80 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  |  | T option; Wiper register set between 32 hex and FF hex |  | 50 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

Operating Specifications $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 5.5 V , $\mathrm{V}_{\text {LOGIC }}=1.2 \mathrm{~V}$ to 5.5 V over recommended operating conditions unless otherwise stated. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | $\begin{gathered} \text { MIN } \\ \text { (Note 20) } \end{gathered}$ | TYP (Note 8) | $\begin{gathered} \text { MAX } \\ \text { (Note 20) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| logic | VLoGIC Supply Current (Write/Read) | $\begin{aligned} & \mathrm{V}_{\mathrm{LOGIC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{SCK}}=5 \mathrm{MHz} \text { (for SPI active read and write) } \end{aligned}$ |  |  | 1.5 | mA |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{LOGIC}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=1.7 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{SCK}}=1 \mathrm{MHz} \text { (for SPI active read and write) } \end{aligned}$ |  |  | 30 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | $\mathrm{V}_{\text {CC }}$ Supply Current (Write/Read) | $\mathrm{V}_{\text {LOGIC }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=5.5 \mathrm{~V}$ |  |  | 110 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {LOGIC }}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=1.7 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILOGIC SB | VLOGIC Standby Current | $\mathrm{V}_{\mathrm{LOGIC}}=\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, SPI interface in standby |  |  | 2 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{LOGIC}}=1.2 \mathrm{v}, \mathrm{V}_{\mathrm{CC}}=1.7 \mathrm{~V}$, SPI interface in standby |  |  | 0.5 | $\mu \mathrm{A}$ |
| ICC SB | $\mathrm{V}_{\mathrm{CC}}$ Standby Current | $\mathrm{V}_{\mathrm{LOGIC}}=\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, SPI interface in standby |  |  | 3 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{LOGIC}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=1.7 \mathrm{~V}$, SPI interface in standby |  |  | 1.5 | $\mu \mathrm{A}$ |
| Logic shdn | $\mathrm{V}_{\text {LOGIC }}$ Shutdown Current | $\mathrm{V}_{\mathrm{LOGIC}}=\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, SPI interface in standby |  |  | 2 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{LOGIC}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=1.7 \mathrm{~V}$, SPI interface in standby |  |  | 0.5 | $\mu \mathrm{A}$ |
| ICC SHDN | $\mathrm{V}_{\text {CC }}$ Shutdown Current | $\mathrm{V}_{\text {LOGIC }}=\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, SPI interface in standby |  |  | 3 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {LOGIC }}=1.2 \mathrm{v}, \mathrm{V}_{\mathrm{CC}}=1.7 \mathrm{~V}$, SPI interface in standby |  |  | 1.5 | $\mu \mathrm{A}$ |
| ${ }^{\text {LkgDig }}$ | Leakage Current, at Pins $\overline{\mathbf{C S}}, \mathrm{SDO}, \mathrm{SDI}$, SCK | Voltage at pin from GND to $\mathrm{V}_{\text {LOGIC }}$ | -0.4 | <0.1 | 0.4 | $\mu \mathrm{A}$ |

Operating Specifications $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGIC}}=1.2 \mathrm{~V}$ to 5.5 V over recommended operating conditions unless otherwise stated. Boldface limits apply over the operating temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN <br> (Note 20) | TYP (Note 8) | MAX <br> (Note 20) | UNITS |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |

Serial Interface Specification For SCK, SDI, SDO, CS Unless Otherwise Noted.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 20) | TYP <br> (Note 8) | $\begin{gathered} \text { MAX } \\ \text { (Note 20) } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | -0.3 |  | $0.3 \times V_{\text {LOGIC }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | $0.7 \times \mathrm{V}_{\text {LOGIC }}$ |  | $\mathrm{V}_{\text {LOGIC }}{ }^{+0.3}$ | V |
| Hysteresis | SDI and SCK Input Buffer Hysteresis | $\mathrm{V}_{\text {LOGIC }}>2 \mathrm{~V}$ | $0.05 \times \mathrm{V}_{\text {LOGIC }}$ |  |  | V |
|  |  | $\mathrm{V}_{\text {LOGIC }}<2 \mathrm{~V}$ | $0.1 \times V_{\text {LOGIC }}$ |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | SDO Output Buffer LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}, \mathrm{~V}_{\text {LOGIC }}>2 \mathrm{~V}$ | 0 |  | 0.4 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=1.5 \mathrm{~mA}, \mathrm{~V}_{\text {LOGIC }}<2 \mathrm{~V}$ |  |  | $0.2 \times \mathrm{V}_{\text {LOGIC }}$ | V |
| $\mathrm{R}_{\mathrm{pu}}$ | SDO Pull-up Resistor Off-chip | Maximum is determined by $t_{R O}$ and $t_{F O}$ with maximum bus load $\mathrm{Cb}=30 \mathrm{pF}, \mathrm{f}_{\mathrm{SCK}}=5 \mathrm{MHz}$ |  |  | 1.5 | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {pin }}$ | SCK, SDO, SDI, $\overline{\text { CS }}$ Pin Capacitance |  |  | 10 |  | pF |
| ${ }^{\text {f SCK }}$ | SCK Frequency | $\mathrm{V}_{\text {LOGIC }}=1.7 \mathrm{~V}$ to 5.5 V |  |  | 5 | MHz |
|  |  | $\mathrm{V}_{\text {LOGIC }}=1.2 \mathrm{~V}$ to 1.6 V |  |  | 1 | MHz |
| $\mathrm{t}_{\mathrm{CYC}}$ | SPI Clock Cycle Time | $\mathrm{V}_{\text {LOGIC }} \geq 1.7 \mathrm{~V}$ | 200 |  |  | ns |
| ${ }^{\text {twH }}$ | SPI Clock High Time | $\mathrm{V}_{\text {LOGIC }} \geq 1.7 \mathrm{~V}$ | 100 |  |  | ns |
| ${ }^{\text {W }}$ L | SPI Clock Low Time | $\mathrm{V}_{\text {LOGIC }} \geq 1.7 \mathrm{~V}$ | 100 |  |  | ns |
| t LEAD | Lead Time | $\mathrm{V}_{\text {LOGIC }} \geq 1.7 \mathrm{~V}$ | 250 |  |  | ns |
| ${ }^{\text {LLAG }}$ | Lag Time | $\mathrm{V}_{\text {LOGIC }} \geq 1.7 \mathrm{~V}$ | 250 |  |  | ns |
| ${ }_{\text {t }} \mathrm{U}$ | SDI, SCK and $\overline{\text { CS }}$ Input Setup Time | $\mathrm{V}_{\text {LOGIC }} \geq 1.7 \mathrm{~V}$ | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SDI, SCK and $\overline{C S}$ Input Hold Time | $\mathrm{V}_{\text {LOGIC }} \geq 1.7 \mathrm{~V}$ | 50 |  |  | ns |
| $t_{\text {RI }}$ | SDI, SCK and $\overline{\mathrm{CS}}$ Input Rise Time | $\mathrm{V}_{\text {LOGIC }} \geq 1.7 \mathrm{~V}$ | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{FI}}$ | SDI, SCK and $\overline{C S}$ Input Fall Time | $\mathrm{V}_{\text {LOGIC }} \geq 1.7 \mathrm{~V}$ | 10 |  | 20 | ns |
| ${ }^{\text {t }}$ IS | SDO Output Disable Time | $\mathrm{V}_{\text {LOGIC }} \geq 1.7 \mathrm{~V}$ | 0 |  | 100 | ns |
| $\mathrm{t}_{\text {So }}$ | SDO Output Setup Time | $\mathrm{V}_{\text {LOGIC }} \geq 1.7 \mathrm{~V}$ | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{V}}$ | SDO Output Valid Time | $\mathrm{V}_{\text {LOGIC }} \geq 1.7 \mathrm{~V}$ | 150 |  |  | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | SDO Output Hold Time | $\mathrm{V}_{\text {LOGIC }} \geq 1.7 \mathrm{~V}$ | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{RO}}$ | SDO Output Rise Time | $\mathrm{R}_{\mathrm{pu}}=1.5 \mathrm{k}, \mathrm{Cbus}=30 \mathrm{pF}$ |  |  | 60 | ns |
| ${ }^{\text {t }}$ FO | SDO Output Fall Time | $\mathrm{R}_{\mathrm{pu}}=1.5 \mathrm{k}, \mathrm{Cbus}=30 \mathrm{pF}$ |  |  | 60 | ns |

Serial Interface Specification For SCK, SDI, SDO, CS Unless Otherwise Noted. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN <br> (Note 20) | TYP <br> (Note 8) | MAX <br> (Note 20) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CS}}$ | $\overline{\mathrm{CS}}$ Deselect Time |  | 2 |  |  |

NOTES:
8. Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and 3.3 V supply voltages.
9. $L S B=\left[V(R W)_{255}-V(R W)_{0}\right] / 255 . V(R W)_{255}$ and $V(R W)_{0}$ are $V(R W)$ for the DCP register set to $F F$ hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
10. ZS error $=\mathrm{V}(\mathrm{RW})_{0} / \mathrm{LSB}$.
11. FS error $=\left[\mathrm{V}(\mathrm{RW})_{255}-\mathrm{V}_{\mathrm{CC}}\right] / L S B$.
12. $D N L=\left[V(R W)_{i}-V(R W)_{i-1}\right] / L S B-1$, for $i=1$ to 255. $i$ is the DCP register setting.
13. $I N L=\left[V(R W)_{i}-i \cdot L S B-V(R W)_{0}\right] / L S B$ for $i=1$ to 255
14. $\mathrm{TC}_{V}=\underline{\operatorname{Max}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)-\operatorname{Min}\left(\mathrm{V}(\mathrm{RW})_{\mathrm{i}}\right)} \times 10^{6} \quad$ for $\mathrm{i}=16$ to 255 decimal, $\mathrm{T}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Max() is the maximum value of the wiper $T C_{V}=\frac{\mathrm{V}\left(\mathrm{RW}_{\mathrm{i}}\left(+25^{\circ} \mathrm{C}\right)\right)}{+165^{\circ} \mathrm{C}} \quad$ voltage and $\operatorname{Min}()$ is the minimum value of the wiper voltage over the temperature range.
15. $M I=\left|R W_{255}-R W_{0}\right| / 255 . M I$ is a minimum increment. $R W_{255}$ and $R W_{0}$ are the measured resistances for the DCP register set to FF hex and 00 hex respectively.
16. Roffset $=R W_{0} / M I$, when measuring between $R W$ and $R L$. Roffset $=$ RW $255 / \mathrm{MI}$, when measuring between RW and RH.
17. $\mathrm{RDNL}=\left(\mathrm{RW}_{\mathrm{i}}-\mathrm{RW}_{\mathrm{i}-1}\right) / \mathrm{MI}-1$, for $\mathrm{i}=16$ to 255.
18. RINL $=\left[R W_{i}-(M I \cdot i)-R W_{0}\right] / M I$, for $i=16$ to 255.
19. $\quad \mathrm{TC}_{\mathrm{R}}=\frac{[\mathrm{Max}(\mathrm{Ri})-\mathrm{Min}(\mathrm{Ri})]}{\mathrm{Ri}\left(+25^{\circ} \mathrm{C}\right)} \times \frac{10^{6}}{+165^{\circ} \mathrm{C}} \quad \begin{gathered}\text { for } \mathrm{i}=16 \text { to } 255, \mathrm{~T}=-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \text {. } \operatorname{Max}() \text { is the maximum value of the resistance over the temperature range. }\end{gathered}$
20. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
21. It is preferable to ramp up both the $V_{\text {LOGIC }}$ and the $V_{C C}$ supplies at the same time. If this is not possible, it is recommended to ramp-up the $V_{\text {LOGIC }}$ first followed by the $V_{C C}$.
22. $\mathrm{VMATCH}=[\mathrm{V}(\mathrm{RWx}) \mathrm{i}-\mathrm{V}(\mathrm{RWy}) \mathrm{i}] / \mathrm{LSB}$, for $\mathrm{i}=1$ to $255, \mathrm{x}=0$ to 3 and $\mathrm{y}=0$ to 3 .
23. RMATCH $=($ RWi, $x-R W i, y) / M I$, for $i=1$ to $255, x=0$ to 3 and $y=0$ to 3 .

## DCP Macro Model



## Timing Diagrams

Input Timing


## Output Timing



XDCPTM Timing (For All Load Instructions)


## Typical Performance Curves



FIGURE 3. $10 \mathrm{k} \Omega$ DNL vs TAP POSITION, $\mathrm{V}_{\mathbf{C C}}=3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$


FIGURE 5. $10 \mathrm{k} \Omega$ INL vs TAP POSITION, $\mathrm{V}_{\mathbf{C C}}=\mathbf{3 . 3 V},+25^{\circ} \mathrm{C}$


FIGURE 7. $10 \mathrm{k} \Omega$ RDNL vs TAP POSITION, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$


FIGURE 4. $50 \mathrm{k} \Omega$ DNL vs TAP POSITION, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$


FIGURE 6. $50 \mathrm{k} \Omega$ INL vs TAP POSITION, $\mathrm{V}_{\text {CC }}=3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$


FIGURE 8. $50 \mathrm{k} \Omega$ RDNL vs TAP POSITION, $\mathrm{V}_{\mathbf{C C}}=\mathbf{3 . 3 V},+25^{\circ} \mathrm{C}$

## Typical Performance Curves (continued)



FIGURE 9. $10 \mathrm{k} \Omega$ RINL vS TAP POSITION, $\mathrm{V}_{\mathbf{C C}}=\mathbf{3 . 3 V},+25^{\circ} \mathrm{C}$


FIGURE 11. $10 \mathrm{k} \Omega$ WIPER RESISTANCE vs TAP POSITION, $\mathbf{V}_{\mathbf{C C}}=\mathbf{3 . 3 V}$


FIGURE 13. $10 \mathrm{k} \Omega$ TCv vs TAP POSITION, $\mathrm{V}_{\mathbf{C C}}=3.3 \mathrm{~V}$


FIGURE 10. $50 \mathrm{k} \Omega$ RINL vs TAP POSITION, $\mathrm{V}_{\mathbf{C C}}=3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$


FIGURE 12. $50 \mathrm{k} \Omega$ WIPER RESISTANCE vs TAP POSITION, $\mathbf{V}_{\mathbf{C C}}=\mathbf{3 . 3} \mathrm{V}$


FIGURE 14. $50 \mathrm{k} \Omega$ TCv vs TAP POSITION, $\mathrm{V}_{\mathbf{C C}}=3.3 \mathrm{~V}$

## Typical Performance Curves (continued)



FIGURE 15. $10 \mathrm{k} \Omega$ TCr vs TAP POSITION


FIGURE 17. $100 \mathrm{k} \Omega$ TCv vs TAP POSITION, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$


FIGURE 19. WIPER DIGITAL FEED-THROUGH


FIGURE 16. $50 \mathrm{k} \Omega \mathrm{TCr}$ vs TAP POSITION, $\mathrm{V}_{\mathbf{C C}}=\mathbf{3 . 3 V}$


FIGURE 18. $100 \mathrm{k} \Omega$ TCr vs TAP POSITION, $\mathrm{V}_{\mathbf{C C}}=3.3 \mathrm{~V}$


FIGURE 20. WIPER TRANSITION GLITCH

## Typical Performance Curves (continued)



FIGURE 21. WIPER LARGE SIGNAL SETTLING TIME


FIGURE 23. $10 \mathrm{k} \Omega$-3dB CUT OFF FREQUENCY

## Functional Pin Descriptions

## Potentiometers Pins

## RHI AND RLI

The high (RHi, $i=0,1,2,3$ ) and low ( $R L i, i=0,1,2,3$ ) terminals of the ISL23445 are equivalent to the fixed terminals of a mechanical potentiometer. RHi and RLi are referenced to the relative position of the wiper and not the voltage potential on the terminals. With WRi set to 255 decimal, the wiper will be closest to RHi , and with the WRi set to 0 , the wiper is closest to RLi.

## RWI

RWi $(i=0,1,2,3)$ is the wiper terminal, and it is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the WRi register.


FIGURE 22. POWER-ON START-UP IN VOLTAGE DIVIDER MODE


FIGURE 24. STANDBY CURRENT vs TEMPERATURE

## Power Pins

## Vcc

Power terminal for the potentiometer section analog power source. Can be any value needed to support the voltage range of the DCP pins, from 1.7 V to 5.5 V , independent of the $\mathrm{V}_{\text {LOGIC }}$ voltage.

## Bus Interface Pins

## SERIAL CLOCK (SCK)

This input is the serial clock of the SPI serial interface.

## SERIAL DATA INPUT (SDI)

The SDI is a serial data input pin for SPI interface. It receives operation code, wiper address and data from the SPI remote host device. The data bits are shifted in at the rising edge of the serial clock SCK, while the $\overline{\text { CS }}$ input is low.

## SERIAL DATA OUTPUT (SDO)

The SDO is a serial data output pin. During a read cycle, the data bits are shifted out on the falling edge of the serial clock SCK and will be available to the master on the following rising edge of SCK.

The output type is configured through ACR[1] bit for Push-Pull or Open Drain operation. The default setting for this pin is Push-Pull. An external pull-up resistor is required for Open Drain output operation. When $\overline{\mathbf{C S}}$ is HIGH, the SDO pin is in tri-state (Z) or high-tri-state (Hi-Z) depending on the selected configuration.

## CHIP SELECT (CS)

$\overline{\mathrm{CS}}$ LOW enables the ISL23445, placing it in the active power mode. A HIGH to LOW transition on $\overline{\mathrm{CS}}$ is required prior to the start of any operation after power-up. When $\overline{\mathrm{CS}}$ is HIGH, the ISL23445 is deselected and the SDO pin is at high impedance, and the device will be in the standby state.

## VLOGIC

Digital power source for the logic control section. It supplies an internal level translator for 1.2 V to 5.5 V serial bus operation. Use the same supply as the $\mathrm{I}^{2} \mathrm{C}$ logic source.

## Principles of Operation

The ISL23445 is an integrated circuit incorporating four DCPs with its associated registers and an SPI serial interface providing direct communication between a host and the potentiometer. The resistor array is comprised of individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper.

The electronic switches on the device operate in a "make-before-break" mode when the wiper changes tap positions.

Voltage at any of the DCP pins, RHi, RLi or RWi, should not exceed $\mathrm{V}_{\mathrm{CC}}$ level at any conditions during power-up and normal operation.

The $\mathrm{V}_{\text {LOGIC }}$ pin is the terminal for the logic control digital power source. It should use the same supply as the SPI logic source, which allows reliable communication with a wide range of microcontrollers and is independent from the $\mathrm{V}_{\mathrm{CC}}$ level. This is extremely important in systems where the master supply has lower levels than the DCP analog supply.

## DCP Description

Each DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of each DCP are equivalent to the fixed terminals of a mechanical potentiometer ( RHi and RLi pins). The RWi pin of the DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by an 8-bit volatile Wiper Register (WRi). When the WR of a DCP contains all zeroes (WRi[7:0] = 00h), its wiper terminal (RWi) is closest to its "Low" terminal (RLi). When the WRi register of a DCP contains all ones (WRi[7:0] = FFh), its wiper terminal (RWi) is closest to its "High" terminal (RHi). As the value of the WRi increases from all zeroes ( 0 ) to all ones ( 255 decimal), the wiper moves monotonically from the position closest to RLi to the position closest
to RHi. At the same time, the resistance between RWi and RLi increases monotonically, while the resistance between RHi and RWi decreases monotonically.

While the ISL23445 is being powered up, both WRi are reset to 80h (128 decimal), which positions RWi at the center between RLi and RHi.

The WRi can be read or written to directly using the SPI serial interface as described in the following sections.

## Memory Description

The ISL23445 contains five volatile 8-bit registers: Wiper Register WR0, Wiper Register WR1, Wiper Register WR2, Wiper Register WR3 and Access Control Register (ACR). The memory map of ISL23445 is shown in Table 1. The Wiper Register WRi at address $i$, contains current wiper position of $\operatorname{DCPi}(i=0,1,2,3)$. The Access Control Register (ACR) at address 10h contains information and control bits described in Table 2.

TABLE 1. MEMORY MAP

| ADDRESS <br> (hex) | VOLATILE <br> REGISTER NAME | DEFAULT SETTING <br> (hex) |
| :---: | :---: | :---: |
| 10 | ACR | 40 |
| 3 | WR3 | 80 |
| 2 | WR2 | 80 |
| 1 | WR1 | 80 |
| 0 | WR0 | 80 |

TABLE 2. ACCESS CONTROL REGISTER (ACR)

| BIT \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAME/ <br> VALUE | 0 | $\overline{\text { SHDN }}$ | 0 | 0 | 0 | 0 | SDO | 0 |

The SDO bit (ACR[1]) configures the type of SDO output pin. The default value of SDO bit is 0 for Push-Pull output. The SDO pin can be configured as Open Drain output for some applications. In this case, an external pull-up resistor is required. Reference the "Serial Interface Specification" on page 7.

## Shutdown Function

The $\overline{\text { SHDN }}$ bit (ACR[6]) disables or enables shutdown mode for all DCP channels simultaneously. When this bit is 0 , i.e. each DCP is forced to end-to-end open circuit and each RW shorted to RL through a $2 k \Omega$ serial resistor, as shown in Figure 25. The default value of the $\overline{\text { SHDN }}$ bit is 1.


FIGURE 25. DCP CONNECTION IN SHUTDOWN MODE

When the device enters shutdown, all current DCP WR settings are maintained. When the device exits shutdown, the wipers will return to the previous WR settings after a short settling time (see Figure 26).
In shutdown mode, if there is a glitch on the power supply which causes it to drop below 1.3 V for more than 0.2 to 0.4 us the wipers will be RESET to their mid position. This is done to avoid an undefined state at the wiper outputs.


FIGURE 26. SHUTDOWN MODE WIPER RESPONSE

## SPI Serial Interface

The ISL23445 supports an SPI serial protocol, mode 0. The device is accessed via the SDI input and SDO output with data clocked in on the rising edge of SCK, and clocked out on the falling edge of SCK. $\overline{C S}$ must be LOW during communication with the ISL23445. The SCK and $\overline{\text { CS }}$ lines are controlled by the host or master. The ISL23445 operates only as a slave device.

All communication over the SPI interface is conducted by sending the MSB of each byte of data first.

## Protocol Conventions

The SPI protocol contains Instruction Byte followed by one or more Data Bytes. A valid Instruction Byte contains instruction as the three MSBs, with the following five register address bits (see Table 3).

The next byte sent to the ISL23445 is the Data Byte.
TABLE 3. INSTRUCTION BYTE FORMAT

| BIT \# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12 | 11 | 10 | R4 | R3 | R2 | R1 | R0 |

Table 4 contains a valid instruction set for ISL23445.
If the [R4:R0] bits are zero, one, two or three then the read or write is to the WRi register. If the [R4:R0] are 10000, then the operation is to the ACR.

## Write Operation

A write operation to the ISL23445 is a two or more bytes operation. First, it requires that the $\overline{\mathbf{C S}}$ transition from HIGH-to-LOW. Then, the host sends a valid Instruction Byte, followed by one or more Data Bytes to the SDI pin. The host terminates the write operation by pulling the $\overline{\mathrm{CS}}$ pin from LOW-to-HIGH. Instruction is executed on the rising edge of $\overline{\mathrm{CS}}$ (see Figure 27).

## Read Operation

A Read operation to the ISL23445 is a four byte operation. First, it requires that the $\overline{\mathbf{C S}}$ transition from HIGH-to-LOW. Then, the host sends a valid Instruction Byte, followed by a "dummy" Data Byte, NOP Instruction Byte and another "dummy" Data Byte to the SDI pin. The SPI host receives the Instruction Byte (instruction code + register address) and requested Data Byte from the SDO pin on the rising edge of SCK during the third and fourth bytes, respectively. The host terminates the read by pulling the $\overline{\mathrm{CS}}$ pin from LOW-to-HIGH (see Figure 28).

TABLE 4. INSTRUCTION SET

| INSTRUCTION SET |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I 2}$ | $\mathbf{I 1}$ | 10 | R4 | R3 | R2 | R1 | R0 |  |
| 0 | 0 | 0 | X | X | X | X | X | NOP |
| 0 | 0 | 1 | X | X | X | X | X | ACR READ |
| 0 | 1 | 1 | X | X | X | X | X | ACR WRTE |
| 1 | 0 | 0 | R4 | R3 | R2 | R1 | R0 | WRi or ACR READ |
| 1 | 1 | 0 | R4 | R3 | R2 | R1 | R0 | WRi or ACR WRTE |

where X means "do not care".


FIGURE 27. TWO BYTE WRITE SEQUENCE


FIGURE 28. FOUR BYTE READ SEQUENCE

## Applications Information

## Communicating with ISL23445

Communication with ISL23445 proceeds using SPI interface through the ACR (address 10000b), WRO (addresses 00000b), WR1 (addresses 00001b), WR2 (addresses 00010b), WR3 (addresses 00011b) registers.

The wiper of the potentiometer is controlled by the WRi register. Writes and reads can be made directly to these registers to control and monitor the wiper position.

## Daisy Chain Configuration

When an application needs more than one ISL23445, it can communicate with all of them without additional $\overline{\mathrm{CS}}$ lines by daisy chaining the DCPs, as shown in Figure 29. In Daisy Chain configuration, the SDO pin of the previous chip is connected to the SDI pin of the following chip, and each $\overline{\mathrm{CS}}$ and SCK pins are connected to the corresponding microcontroller pins in parallel, like regular SPI interface implementation. The Daisy Chain configuration can also be used for simultaneous setting of multiple DCPs. Note, the number of daisy chained DCPs is limited only by the driving capabilities of SCK and $\overline{\text { CS }}$ pins of microcontroller; for larger number of SPI devices, buffering of SCK and $\overline{C S}$ lines is required.

## Daisy Chain Write Operation

The write operation starts by a HIGH-to-LOW transition on the $\overline{\mathbf{C S}}$ line, followed by N number of two bytes write instructions on the

SDI line with reversed chain access sequence: the instruction byte + data byte for the last DCP in chain is going first, as shown in Figure 30, where N is a number of DCPs in chain. The serial data is going through DCPs from DCPO to DCP(N-1) as follows: DCPO $\rightarrow$ DCP1 $\rightarrow$ DCP2 $\rightarrow>$... $\rightarrow$ DCP(N-1). The write instruction is executed on the rising edge of $\overline{C S}$ for all $N$ DCPs simultaneously.

## Daisy Chain Read Operation

The read operation consists of two parts: first, send the read instructions (N two bytes operation) with valid address; second, read the requested data while sending NOP instructions ( N two bytes operation), as shown in Figures 31 and 32.

The first part starts by a HIGH-to-LOW transition on the $\overline{\mathrm{CS}}$ line, followed by N two bytes read instruction on the SDI line with reversed chain access sequence: the instruction byte + dummy data byte for the last DCP in chain is going first, followed by a LOW-to-HIGH transition on the $\overline{\mathrm{CS}}$ line. The read instructions are executed during the second part of the read sequence. It also starts by a HIGH-to-LOW transition on the CS line, followed by N number of two bytes NOP instructions on the SDI line and LOW-to-HIGH transition of $\overline{\mathbf{C S}}$. The data is read on every even byte during the second part of the read sequence while every odd byte contains code 111b followed by the address from which the data is being read.

## Wiper Transition

When stepping up through each tap in voltage divider mode, some tap transition points can result in noticeable voltage transients, or overshoot/undershoot, resulting from the sudden
transition from a very low impedance "make" to a much higher impedance "break" within a short period of time ( $<1 \mu \mathrm{~s}$ ). There are several code transitions such as OFh to $10 \mathrm{~h}, 1 \mathrm{Fh}$ to $20 \mathrm{~h}, \ldots$, EFh to FFh, which have higher transient glitch. Note, that all switching transients will settle well within the settling time as stated in the datasheet. A small capacitor can be added externally to reduce the amplitude of these voltage transients, but that will also reduce the useful bandwidth of the circuit, thus, this may not be a good solution for some applications. It may be a good idea, in this case, to use fast amplifiers in a signal chain for fast recovery.

## $\mathbf{V}_{\text {LOGIC }}$ Requirements

It is recommended to keep $V_{\text {LOGIC }}$ powered all the time during normal operation. In a case where turning $\mathrm{V}_{\text {LOGIC }}$ OFF is necessary, it is recommended to ground the $V_{\text {LOGIC }}$ pin of the ISL23445. Grounding the $\mathrm{V}_{\text {LOGIC }}$ pin or both $\mathrm{V}_{\text {LOGIC }}$ and $\mathrm{V}_{\text {CC }}$ does not affect other devices on the same bus. It is good practice to put a $1 \mu \mathrm{~F}$ capacitor in parallel with $0.1 \mu \mathrm{~F}$ decoupling capacitor close to the $\mathrm{V}_{\text {LOGIC }} \mathrm{pin}$.

## $\mathbf{V}_{\text {cc }}$ Requirements and Placement

It is recommended to put a $1 \mu \mathrm{~F}$ capacitor in parallel with $0.1 \mu \mathrm{~F}$ decoupling capacitor close to the $\mathrm{V}_{\mathrm{CC}}$ pin.


FIGURE 29. DAISY CHAIN CONFIGURATION


FIGURE 30. DAISY CHAIN WRITE SEQUENCE OF N = 3 DCP


FIGURE 31. TWO BYTE READ INSTRUCTION


FIGURE 32. DAISY CHAIN READ SEQUENCE OF N=3 DCP

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

| DATE | REVISION |  |
| :---: | :--- | :--- |
| June 21, 2011 | FN7874.0 | Initial release. |

## Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.
*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL23445

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff
FITs are available from our website at http://rel.intersil.com/reports/search.php without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

[^0]Thin Shrink Small Outline Package Family (TSSOP)


MDP0044
THIN SHRINK SMALL OUTLINE PACKAGE FAMILY

|  | MILLIMETERS |  |  |  |  | SYMBOL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 14 LD | 16 LD | 20 LD | 24 LD | 28 LD |  |
| A | 1.20 | 1.20 | 1.20 | 1.20 | 1.20 | Max |
| A1 | 0.10 | 0.10 | 0.10 | 0.10 | 0.10 | $\pm 0.05$ |
| A2 | 0.90 | 0.90 | 0.90 | 0.90 | 0.90 | $\pm 0.05$ |
| b | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 | $+0.05 /-0.06$ |
| c | 0.15 | 0.15 | 0.15 | 0.15 | 0.15 | $+0.05 /-0.06$ |
| D | 5.00 | 5.00 | 6.50 | 7.80 | 9.70 | $\pm 0.10$ |
| E | 6.40 | 6.40 | 6.40 | 6.40 | 6.40 | Basic |
| E1 | 4.40 | 4.40 | 4.40 | 4.40 | 4.40 | $\pm 0.10$ |
| e | 0.65 | 0.65 | 0.65 | 0.65 | 0.65 | Basic |
| L | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 | $\pm 0.15$ |
| L1 | 1.00 | 1.00 | 1.00 | 1.00 | 1.00 | Reference |

NOTES:

1. Dimension " $D$ " does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.
2. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm per side.
3. Dimensions "D" and "E1" are measured at dAtum Plane H.
4. Dimensioning and tolerancing per ASME Y14.5M-1994.


## Package Outline Drawing

## L20.3x4

20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 1, 3/10


TOP VIEW

TYPICAL RECOMMENDED LAND PATTERN


BOTTOM VIEW

"


DETAIL "X"

NOTES:

1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal $\pm 0.05$
4. Dimension applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
Tiebar shown (if present) is a non-functional feature.
5. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 indentifier may be either a mold or mark feature.

[^0]:    For information regarding Intersil Corporation and its products, see www.intersil.com

