

### VERSACLOCK® LOW POWER CLOCK GENERATOR

#### **IDT5P49EE502**

### **Description**

The IDT5P49EE502 is a programmable clock generator intended for low power, battery operated consumer applications. There are four internal PLLs, each individually programmable, allowing for up to five differrent output frequencies. The frequencies are generated from a single reference clock. The reference clock can come from either a TCXO or fundamental mode crystal.

The IDT5P49EE502 can be programmed through the use of the I<sup>2</sup>C interfaces. The programming interface enables the device to be programmed when it is in normal operation or what is commonly known as in system programmable. An internal EEPROM allows the user to save and restore the configuration of the device without having to reprogram it on power-up.

Each of the four PLLs has an 8-bit reference divider and a 11-bit feedback divider. This allows the user to generate four unique non-integer-related frequencies. The PLL loop bandwidth is programmable to allow the user to tailor the PLL response to the application. For instance, the user can tune the PLL parameters to minimize jitter generation or to maximize jitter attenuation. Spread spectrum generation is supported on one of the PLLs.

Spread spectrum generation is supported on one of the PLLs. The device is specifically designed to work with display applications to ensure that the spread profile remains consistent for each HSYNC in order to reduce ROW noise. It also may operate in standard spread sepctrum mode.

There are total four 8-bit output dividers. The outputs are connected to the PLLs via the switch matrix. The switch matrix allows the user to route the PLL outputs to any output bank. This feature can be used to simplify and optimize the board layout. In addition, each output's slew rate and enable/disable function can be programmed.


#### **Target Applications**

- Smart Mobile Handset
- Personal Navigation Device (PND)
- Camcorder
- DSC
- Portable Game Console
- Personal Media Player


#### **Features**

- Four internal PLLs
- Internal non-volatile EEPROM
  - Internal I<sup>2</sup>C EEPROM master interface
- FAST (400kHz) mode I<sup>2</sup>C serial interfaces
- Input Frequencies
  - TCXO: 10 MHz to 40 MHzCrystal: 8 MHz to 30 MHz
- Output Frequency Ranges: kHz to 120 MHz
- Each PLL has an 8-bit reference divider and a 11-bit feedback-divider
- 8-bit output-divider blocks
- One of the PLLs support Spread Spectrum generation capable of configuration to pixel rate, with adjustable modulation rate and amplitude to support video clock with no visible artifacts
- I/O Standards:
  - Outputs 1.8V/2.5V/3.3 V LVTTL/ LVCMOS
- 2 independent adjustable VDDO groups.
- Programmable Slew Rate Control
- Programmable Loop Bandwidth Settings
- Programmable output inversion to reduce bimodal jitter
- Individual output enable/disable
- Power-down/Sleep mode
  - 10μA max in power down mode
- 1.8V VDD Core Voltage
- Available in 20pin 3x3mm QFN packages
- -40 to +85 C Industrial Temp operation

# **Functional Block Diagram**



# **Pin Assignment**



# **Pin Descriptions**


Pin Name	Pin #	I/O	Pin Type	Pin Description		
XOUT	1	0	LVTTL	MHz CRYSTAL_OUT Reference crystal feedback.		
XIN/ REF	2	I	LVTTL	MHz CRYSTAL_IN Reference crystal input or external reference clock input.		
GND	3		Power	Connect to Ground.		
OUT3	4	0	OUTPUT	Buffered reference clock output. Single-ended output voltage levels are register controlled by either VDDO1 or VDDO2.		
SEL0	5	I	LVTTL	Configuration select pin. Weak internal pull down resistor.		
VDD	6		Power	Device power supply. Connect to 1.8V.		
VDDx	7		Power	Device power supply. Connect to 1.8V.		
VDDO1	8		Power	Device power supply. Connect to 1.8 to 3.3V. VDDO1 must be the highest voltage on the device. Using register settings, select output voltage levels for OUT0-OUT3.		
GND	9		Power	Connect to Ground.		
OUT2	10	0	Adjustable	Configurable clock output 2. Single-ended output voltage levels are register controlled by either VDDO1 or VDDO2.		
OUT1	11	0	Adjustable	Configurable clock output 1. Single-ended output voltage levels are register controlled by either VDDO1 or VDDO2.		
SEL1	12	I	LVTTL	Configuration select pin. Weak internal pull down resistor.		
GND	13		Power	Connect to Ground.		
SCLK	14	I	LVTTL	I <sup>2</sup> C clock.		

OUT0	15	0	Adjustable	Configurable clock output 0. Single-ended output voltage levels are register controlled by either VDDO1 or VDDO2.		
OUT4	16	0	Adjustable	Configurable clock output 8. Single-ended output voltage levels controlled by VDDO2.		
SDA	17	I/O	Open Drain	Bidirectional I <sup>2</sup> C data.		
VDDO2	18		Power	Device power supply. Connect to 1.8 to 3.3V. Using register settings, select output voltage levels for OUT0-OUT4.		
VDD	19		Power	Device power supply. Connect to 1.8V.		
GND	20		Power	Connect to Ground.		

Note 1: Outputs are user programmable to drive single-ended 1.8V/2.5V/3.3V LVTTL as indicated above. Alway completely power up VDD and VDDx prior to applying VDDO power.

Note 2: Default configuration CLK3=Buffered Reference output. All other outputs are off.

### **PLL Features and Descriptions**



**PLL Block Diagram** 

	Ref-Divider (D) Values	Feedback Pre-Divider (XDIV) Values	Feedback (M) Values	Programmable Loop Bandwidth	Spread Spectrum Generation Capability
PLLA	1 - 255	1 or 4 <sup>1</sup>	6 - 2047	Yes	No
PLLB	1 - 255	4	6 - 2047	Yes	Yes
PLLC	1 - 255	1 or 8 bit divide <sup>2</sup>	6 - 2047	Yes	No
PLLD	1 - 255	1 or 4 <sup>1</sup>	6 - 2047	Yes	No

<sup>1.</sup>XDIVA or XDIVD=0, A=1. XDIVA or XDIVD=1, A=4.

### **Crystal Input (XIN/REF)**

The crystal oscillators should be fundamental mode quartz crystals; overtone crystals are not suitable. Crystal frequency should be specified for parallel resonance with  $50\Omega$  maximum equivalent series resonance.

#### **Crystal Load Capacitors**

The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors must be connected from each of the pins X1 and X2 to ground.

The crystal cpacitors are internal to the device and have an effective value of 8pF.

# Reference Pre-Divider, Reference Divider, Feedback-Divider and Post-Divider

Each PLL incorporates an 8-bit reference-scaler and a 11-bit feedback divider which allows the user to generate four unique non-integer-related frequencies. PLLA and PLLD each have a feedback pre-divider that provides additional multiplication for kHz reference clock applications. Each output divider supports 8-bit post-divider. The following equation governs how the output frequency is calculated.

$$F_{OUT} = \frac{F_{IN} * \left(\frac{A*M}{D}\right)}{ODIV}$$
 (Eq. 2)

Where  $F_{IN}$  is the reference frequency, A is the feedback pre-divider value, M is the feedback-divider value, D is the reference divider value, ODIV is the total post-divider value, and  $F_{OUT}$  is the resulting output frequency. Programming any of the dividers may cause glitches on the outputs.

<sup>2.</sup>XDIVC =0, A=1. XDIVC=1 turns on 8 bit predivide multiplier, A=FBC2[7:0]. Total feedback divide equals FBC[10:0] \*FBC2[7:0].

# SPREAD SPECTRUM GENERATION (PLLB)

PLLB has spread spectrum generation capability, which users have the option of turning on and off. Spread spectrum profile, frequency, and spread are fully programmable (within limits). The programmable spread spectrum generation parameters are NC[10:0], MOD[12:0], and NSS[10:0] bits. To enable spread spectrum, set SSENB B=0.

The spread spectrum circuitry was specifically developed to accommodate video display applications. The spread modulation frequency can be defined to exactly equal the horizontal line frequency (HSYNC)

#### NC[10:0]

These bits are used to determine the number of pulses per spread spectrum cycle. For video applications, NC is the number of pixels on the horizontal display row (or integer multiple of displayed pixels in a row). By matching the spread period to the screen, no tearing or "shimmer" will be apparent.

NC must be an even number to insure that the upward spread transition has the same number of steps as the downward spread transition.

For non-video applications, this can also be seen as the number of clock cycles for a complete spread spectrum period.

#### MOD[12:0]

These bits relate the VCO frequency to the target average spread output frequency  $(F_{MID})$ .

$$F_{MID} = (F_{VCO}) / 8$$

$$F_{MAX} = F_{MID} + (SS\% * F_{MID})$$

$$F_{MIN} = F_{MID} - (SS\% * F_{MID})$$

$$MOD = (F_{REF}^* NC) / (2 * F_{MID})$$

#### NSS[10:0]

These bits control the amplitude of the spread modulation.

$$NSS = (NC / 2) + (NC / 8) * (F_{MAX} - F_{MIN}) / F_{MID}$$

#### Modulation frequency:

 $F_{MOD} = F_{MID} / NC$  (Eq. 11)

#### Video Example

 $F_{REF}$  = 27 MHz,  $F_{OUT}$  = 27 MHz, 640 pixels per line, center spread of ±1%. Using  $F_{VCO}$ =432MHz, find the necessary spread spectrum register settings.

$$F_{MID} = F_{VCO}/8$$

NC = 640 (integer number of spread periods/screen)

$$MOD = (25MHz * 640)/(2 * 54MHz) = 160$$

NSS = (640/2)+(640/8)\*(27.27MHz-26.73MHz)/27MHz = 321.

 $F_{MOD} = 27MHz/640 = 11.8kHz.$ 

#### Non-Video Example

 $F_{REF}$  = 25MHz,  $F_{OUT}$  = 27 MHz, 31.25kHz modulation rate, center spread of ±1%. Find the necessary spread spectrum register settings.

$$F_{MID} = F_{VCO}/8$$


 $F_{MOD} = 31.25 \text{kHz} = 50.625 \text{MHz/NC}.$ 

NC = 1620

MOD = (25MHz \* 1620)/(2 \* 50.625MHz) = 400

NSS = (1620/2)+(1620/8)\*(27.27MHz-26.73MHz)/27MHz = 814.

### VSYNC, HSYNC, DOT\_CLK - Modulation Rate Relationship



#### **LOOP FILTER**

The loop filter for each PLL can be programmed to optimize the jitter performance. The low-pass frequency response of the PLL is the mechanism that dictates the jitter transfer characteristics. The loop bandwidth can be extracted from the jitter transfer. A narrow loop bandwidth is good for jitter attenuation while a wide loop bandwidth is best for low jitter generation. The specific loop filter components that can be programmed are the resistor via the RZ[4:0] bits, zero capacitor via the CZ[2:0] bits, pole capacitor via the CP[1:0] bits, and the charge pump current via the IP#[2:0] bits.


The following equations govern how the loop filter is set:

Zero capacitor (Cz) = 280pF

Pole capacitor (Cp) = 30pF

Charge pump (Ip) = IP#[2:0] uA

VCO gain (Kvco) =  $350MHz/V * 2\pi$ 



#### **PLL Loop Bandwidth:**

Charge pump gain  $(K\phi) = Ip / 2\pi$ 

VCO gain (Kvco) =  $950MHz/V * 2\pi$ 

M = Total multiplier value (See the PRE-SCALERS, FEEDBACK-DIVIDERS, POST-DIVIDERS section for more detail)

$$\omega c = (Rz * K\phi * Kvco * Cz)/(M * (Cz + Cp))$$

$$Fc = \omega c / 2\pi$$

Note, the phase/frequency detector frequency (FPFD) is typically seven times the PLL closed-loop bandwidth (Fc) but too high of a ratio will reduce your phase margin thus compromising loop stability.

To determine if the loop is stable, the phase margin (\$\phi m\$) would need to be calculated as follows.

#### **Phase Margin:**

$$\omega z = 1 / (Rz * Cz)$$

$$\omega p = (Cz + Cp)/(Rz * Cz * Cp)$$

$$\phi m = (360 / 2\pi) * [tan^{-1}(\omega c / \omega z) - tan^{-1}(\omega c / \omega p)]$$

To ensure stability in the loop, the phase margin is recommended to be  $>60^{\circ}$  but too high will result in the lock time being excessively long. Certain loop filter parameters would need to be compromised to not only meet a required loop bandwidth but to also maintain loop stability.

#### **Example**

Fc = 150KHz is the desired loop bandwidth. The total A\*M value is 160. The  $\zeta$ (damping factor) target should be 0.7, meaning the loop is critically damped. Given Fc and A\*M, an optimal loop filter setting needs to be solved for that will meet both the PLL loop bandwidth and maintain loop stability.

Choose a mid-range charge pump from register table

$$K\phi * Kvco = 300MHz/V * 40uA = 12000A/Vs$$

$$\omega c = 2\pi * Fc = 9.42 \times 10^{5} \text{ s}^{-1}$$

$$\omega p = (Cz + Cp)/(Rz * Cz * Cp) = \omega z (1 + Cz / Cp)$$

Solving for Rz, the best possible value Rz=30kOhms (RZ[1:0]=10) gives

$$\zeta = 1.2$$

Solving back for the PLL loop bandwidth, Fc=149kHz.

The phase margin must be checked for loop stability.

$$\phi m = (360 / 2\pi) * [tan_{-1} (9.42x10^5 s^{-1} / 1.19x10^5 s^{-1}) - tan_{-1}^{-1} (9.42x10^5 s^{-1} / 1.23x10^6 s^{-1})] = 45^{\circ}$$

The phase margin would be acceptable with a fairly stable loop.

### SEL[1:0] Function

The IDT5P49EE502 can support up to three unique configurations. Users may pre-programmed all these configurations, and select the configurations using SEL[1:0] pins. Alternatively, users may use I2C interface to configure these registers on- the-fly.

Always power with SEL1=1 and/or SEL0=1.

Power Down/Sleep Mode is selected by the No\_PD bit. No\_PD=0 enables Power Down mode with no outputs. No\_PD=1 enables sleep mode with 32kHz output on OUT4.

SEL1	SEL0	Configuration Selections
0	0	Power Down/Sleep Mode
0	1	Select CONFIG0
1	0	Select CONFIG1
1	1	Select CONFIG2

### **Configuration OUTx IO Standard**

Users can configure the individual output IO standard from a single 1.8V power supply. Each output can support 1.8V/

2.5V or 3.3V LVCMOS. VDDO1 must have the highest voltage of any pin on the device. VDDO2 may have any value between 1.8V and VDDO1.

### **Programming the Device**

I<sup>2</sup>C may be used to program the IDT5P49EE502.

- Device (slave) address = 7'b1101010

### I<sup>2</sup>C Programming

The IDT5P49EE502 is programmed through an I2C-Bus serial interface, and is an I2C slave device. The read and write transfer formats are supported. The first byte of data after a write frame to the correct slave address is interpreted as the register address; this address auto-increments after each byte written or read.

SDA SDA SDA


The frame formats are shown in the following illustration.

Framing

Data is stable during

Start

Condition



The first byte transmitted by the Master is the Slave Address followed by the R/W bit. The Slave acknowledges by sending a "1" bit.

#### First Byte Transmitted on I<sup>2</sup>C Bus

Stop

Condition

#### External I<sup>2</sup>C Interface Condition

KEY:

_		
E-100-100	Master	to Classe
i i rom	Master	io Slave

From Master to Slave, but can be omitted if followed by the correct sequence

Normally data transfer is terminated by a STOP condition generated by the Master. However, if the Master still wishes to communicate on the bus, it can generate a repeated START condition, and address another Slave address without first generating a STOP condition.

From Slave to Master

#### SYMBOLS:

ACK - Acknowledge (SDA LOW)
NACK - Not Acknowledge (SDA HIGH)
Sr - Repeated Start Condition
S - START Condition

P-STOP Condition

#### **EEPROM Interface**

The IDT5P49EE502 can store its configuration in an internal EEPROM. The contents of the device's internal programming registers can be saved to the EEPROM by issuing a save instruction (ProgSave) and can be loaded back to the internal programming registers by issuing a restore instruction (ProgRestore).

To initiate a save or restore using I<sup>2</sup>C, only two bytes are transferred. The Device Address is issued with the read/write bit set to "0", followed by the appropriate command code. The save or restore instruction executes

after the STOP condition is issued by the Master, during which time the IDT5P49EE502 will not generate Acknowledge bits. The IDT5P49EE502 will acknowledge the instructions after it has completed execution of them. During that time, the I<sup>2</sup>C bus should be interpreted as busy by all other users of the bus.

On power-up of the IDT5P49EE502, an automatic restore is performed to load the EEPROM contents into the internal programming registers. The IDT5P49EE502 will be ready to accept a programming instruction once it acknowledges its 7-bit I<sup>2</sup>C address.

#### **Progwrite**


S	Address	R/W	ACK	Command Code	ACK	Register	ACK	Data	ACK	Р
	7-bits	0	1-bit	8-bits: xxxxxx00	1-bit	8-bits	1-bit	8-bits	1-bit	

#### **Progwrite Command Frame**

Writes can continue as long as a Stop condition is not sent and each byte will increment the register address.

### **Progread**

Note: If the expected read command is not from the next higher register to the previous read or write command, then set a known "read" register address prior to a read operation by issuing the following command:



#### **Prior to Progread Command Set Register Address**

The user can ignore the STOP condition above and use a repeated START condition instead, straight after the slave acknowledgement bit (i.e., followed by the Progread command):

Sr	Address	R/W	ACK	ID Byte	ACK	Data_1	ACK	Data_2	ACK	Data_last	NACK	Р	
	7-bits	1	1-bit	8 bits	1-bit	8-bits	1-bit	8-bits	1-bit	8-bits	1-bit		

#### **Progread Command Frame**

#### **Progsave**

s	Address	R/W	ACK	Command Code	ACK	Р
	7-bits	0	1-bit	8-bits:xxxxxx01	1-bit	

#### Note:

PROGWRITE is for writing to the IDT5P49EE502 registers. PROGREAD is for reading the IDT5P49EE502 registers. PROGSAVE is for saving all the contents of the IDT5P49EE502 registers to the EEPROM. PROGRESTORE is for loading the entire EEPROM contents to the IDT5P49EE502 registers.

#### **Progrestore**

s	Address	R/W	ACK	Command Code	ACK	Р
	7-bits	0	1-bit	8-bits:xxxxxx10	1-bit	

During PROGRESTORE, outputs will be turned off to ensure that no improper voltage levels are experienced before initialization.

# I<sup>2</sup>C Bus DC Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH Level		0.7xVDD		5.5	V
V <sub>IL</sub>	Input LOW Level				0.3xVDD	V
V <sub>HYS</sub>	Hysteresis of Inputs		0.05xVDD			V
I <sub>IN</sub>	Input Leakage Current	$V_{DD} = 0V$			±1.0	μΑ
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 3 mA			0.4	V

# I<sup>2</sup>C Bus AC Characteristics for Standard Mode<sup>1</sup>

Symbol	Parameter	Min	Тур	Max	Unit
F <sub>SCLK</sub>	Serial Clock Frequency (SCL)	0		100	kHz
t <sub>BUF</sub>	Bus free time between STOP and START	4.7			μs
t <sub>SU:START</sub>	Setup Time, START	4.7			μs
t <sub>HD:START</sub>	Hold Time, START	4			μs
t <sub>SU:DATA</sub>	Setup Time, data input (SDA)	250			ns
t <sub>HD:DATA</sub>	Hold Time, data input (SDA) <sup>2</sup>	0			μs
t <sub>OVD</sub>	Output data valid from clock			3.45	μs
C <sub>B</sub>	Capacitive Load for Each Bus Line			400	pF
t <sub>R</sub>	Rise Time, data and clock (SDA, SCLK)			1000	ns
t <sub>F</sub>	Fall Time, data and clock (SDA, SCLK)			300	ns
t <sub>HIGH</sub>	HIGH Time, clock (SCLK)	4			μs
t <sub>LOW</sub>	LOW Time, clock (SCLK)	4.7			μs
t <sub>SU:STOP</sub>	Setup Time, STOP	4			μs

<sup>1)</sup> No activity is allowed on I<sup>2</sup>C lines until VDD>1.62V.

<sup>2)</sup> A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub>MIN of the SCLK signal) to bridge the undefined region of the falling edge of SCLK.

# I<sup>2</sup>C Bus AC Characteristics for Fast Mode<sup>1</sup>

Symbol	Parameter	Min	Тур	Max	Unit
F <sub>SCLK</sub>	Serial Clock Frequency (SCL)	0		400	kHz
t <sub>BUF</sub>	Bus free time between STOP and START	1.3			μs
t <sub>SU:START</sub>	Setup Time, START	0.6			μs
t <sub>HD:START</sub>	Hold Time, START	0.6			μs
t <sub>SU:DATA</sub>	Setup Time, data input (SDA)	100			ns
t <sub>HD:DATA</sub>	Hold Time, data input (SDA) <sup>1</sup>	0			μs
t <sub>OVD</sub>	Output data valid from clock			0.9	μs
C <sub>B</sub>	Capacitive Load for Each Bus Line			400	pF
t <sub>R</sub>	Rise Time, data and clock (SDA, SCL)	20 + 0.1xC <sub>B</sub>		300	ns
t <sub>F</sub>	Fall Time, data and clock (SDA, SCL)	20 + 0.1xC <sub>B</sub>		300	ns
t <sub>HIGH</sub>	HIGH Time, clock (SCL)	0.6			μs
t <sub>LOW</sub>	LOW Time, clock (SCL)	1.3			μs
t <sub>SU:STOP</sub>	Setup Time, STOP	0.6			μs

<sup>1)</sup> No activity is allowed on I<sup>2</sup>C lines until VDD>1.62V.

<sup>2)</sup> A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the  $V_{IH}MIN$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.

### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the IDT5P49EE502. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Symbol	Description	Max	Unit
V <sub>DD</sub>	Internal Power Supply Voltage	-0.5 to +4.6	V
VI	Input Voltage	-0.5 to +4.6	٧
V <sub>O</sub>	Output Voltage (not to exceed 4.6 V)	-0.5 to V <sub>DD</sub> +0.5	V
T <sub>J</sub>	Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C

### **Recommended Operation Conditions**

Symbol	Parameter	Min	Тур	Max	Unit
$V_{DD}$	Power supply voltage for VDD	1.62	1.8	1.98	V
T <sub>A</sub>	Operating temperature, ambient	-40		+85	°C
C <sub>LOAD_OUT</sub>	Maximum load capacitance (3.3V LVTTL only)			15	pF
C <sub>LOAD_OUT</sub>	Maximum load capacitance (1.8V or 2.5V LVTTL only)			8	pF
F <sub>IN</sub>	External reference crystal	8		30	MHz
	External reference clock CLKIN	1		40	
t <sub>PU</sub>	Power up time for all V <sub>DD</sub> s to reach minimum specified voltage (power ramps must be monotonic)	0.05		5	ms

### **Capacitance** $(T_A = +25 \text{ °C}, f = 1 \text{ MHz}, V_{IN} = 0 \text{V})$

Symbol	Parameter	Min	Тур	Max	Unit		
C <sub>IN</sub>	Input Capacitance		3		pF		
Crystal Specifi	ecifications						
XTAL_FREQ	Crystal frequency	8		30	MHz		
XTAL_MIN	Minimum crystal load capacitance		TBD		pF		
XTAL_MAX	Maximum crystal load capacitance		35.4		pF		
XTAL_V <sub>PP</sub>	Voltage swing (peak-to-peak, nominal)	1.5	2.3	3.2	V		

### DC Electrical Characteristics for 3.3 Volt LVTTL <sup>1</sup>

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = 33mA	2.4		VDDO	٧
V <sub>OL</sub>	Output LOW Voltage	I <sub>OH</sub> = 33mA			0.4	٧
V <sub>IH</sub>	Input HIGH Voltage		2			٧
V <sub>IL</sub>	Input LOW Voltage				0.8	٧
I <sub>OZDD</sub>	Output Leakage Current	3-state outputs			5	μΑ

# DC Electrical Characteristics for 2.5Volt LVTTL <sup>1</sup>

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = 25mA	2.1		VDDO	V
$V_{OL}$	Output LOW Voltage	I <sub>OH</sub> = 25mA			0.4	V
I <sub>OZDD</sub>	Output Leakage Current	3-state outputs			5	μΑ

### DC Electrical Characteristics for 1.8Volt LVTTL <sup>1</sup>

Symbol	Parameter	Parameter Test Conditions		Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	VDD = 1.71V to 1.89V	0.65*VDDO		VDDO	٧
V <sub>OL</sub>	Output LOW Voltage				0.35*VDDO	٧
I <sub>OZDD</sub>	Output Leakage Current	3-state outputs			5	μΑ

# **Power Supply Characteristics for LVTTL Outputs**

Symbol	Parameter	Test Conditions	Тур	Max	Unit
I <sub>TOT</sub>	Total Power VDD Supply Current	F <sub>REFERENCE CLOCK</sub> = 25 MHz, C <sub>L</sub> = 7 pF	TBD		mA

<sup>1:</sup> See "Recommended Operating Conditions" table. Alway completely power up VDD and VDDx prior to applying VDDO power.

# **AC Timing Electrical Characteristics**

(Spread Spectrum Generation = OFF)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
f <sub>IN</sub>	Input Frequency	Input Frequency Limit (CLKIN)	1 <sup>1</sup>		40	MHz
1 / t1	Output Frequency	Single Ended Clock output limit (LVTTL) 3.3V	0.001		120	MHz
		Single Ended Clock output limit (LVTTL) 2.5V			110	MHz
		Single Ended Clock output limit (LVTTL) 1.8V			100	MHz
f <sub>VCO</sub>	VCO Frequency	VCO operating Frequency Range	100		475	MHz
f <sub>PFD</sub>	PFD Frequency	PFD operating Frequency Range	0.5 <sup>1</sup>		20	MHz
t2	Input Duty Cycle	Duty Cycle for Input	40		60	%
t3	Output Duty Cycle	Measured at VDD/2	45		55	%
t4	Slew Rate, SLEWx(bits) = 00	Single-Ended 3.3V LVCMOS Output clock rise and fall time, 20% to 80% of VDD (Output Load = 7 pF)		3.5		V/ns
	Slew Rate, SLEWx(bits) = 01	Single-Ended 3.3V LVCMOS Output clock rise and fall time, 20% to 80% of VDD (Output Load = 7 pF)		2.75		
	Slew Rate, SLEWx(bits) = 10	Single-Ended 3.3V LVCMOS Output clock rise and fall time, 20% to 80% of VDD (Output Load = 7 pF)		2		
	Slew Rate, SLEWx(bits) = 11	Single-Ended 3.3V LVCMOS Output clock rise and fall time, 20% to 80% of VDD (Output Load = 7 pF)		1.25		
t5	Clock Jitter	Peak-to-peak period jitter, CLK outputs measured at VDD/2; f <sub>PFD</sub> >= 10 MHz Single output frequency only.			100	ps
		Peak-to-peak period jitter, CLK outputs measured at VDD/2; f <sub>PFD</sub> >= 10 MHz Multiple output frequencies switching.			200	ps
t6	Output Skew	Skew between any output (Same freq and IO type, FOUT >10MHz)			200	ps
t7	Lock Time	PLL Lock Time from Power-up (using MHz reference clock) <sup>2</sup>		5	20	ms
		PLL Lock time from shutdown mode			5	ms

<sup>1.</sup>Input clock (square wave) may be used at 1 MHz.


<sup>2.</sup>Time from supply voltage crosses VDD=1.62V to PLLs are locked.

# **Spread Spectrum Generation Specifications**

Symbol	Parameter	Description	Min	Тур	Max	Unit
f <sub>IN</sub>	Input Frequency	Input Frequency Limit	1 <sup>1</sup>		40	MHz
f <sub>MOD</sub>	Mod Frequency	Modulation Frequency	32		120	kHz
f <sub>SPREAD</sub>	Spread Value	Amount of Spread Value (programmable) - Down Spread	Programmable		%f <sub>OUT</sub>	
		Amount of Spread Value (programmable) - Center Spread	Pro	gramm	able	

<sup>1)</sup> Practical lower frequency is determined by loop filter settings.

### Test Circuits and Conditions <sup>1</sup>




NOTE:

1. All Vco pins must be tied together.

**Test Circuits for DC Outputs** 

# Other Termination Scheme (Block Diagram)



LVTTL Output Load: ~7pF for each output

# **Programming Registers Table**

	Default											
Addr	Register Hex Value	7	6	5	4	3	2	1	0	Description		
0x00	04	ONXTALB				Reserved			L	ONXTALB - MHz Crystal active low		
0x01	00	INV[0]	SLEW	/1[0:1]	Reserved	PSC	[2:1]	Re	served	INV[#] - Invert output#		
0x02	00				Res	erved		1		SLEW#[0:1] - output# slew setting 0 0 - 5.1V/ns		
0x03	00				Res	erved				0 1 - 4.4V/ns		
0x04	00	INV[1]	SLEW	/1[0:1]	Reserved	PS1	[2:1]	Re	served	1 0 - 2.8V/ns		
0x05	00	INV[2]	SLEW	/2[0:1]	Reserved	PS2	[2:1]	Re	served	1 1 - 1.8V/ns PS#[2:1] -Power Select		
0x06	00	INV[3] SLEW3[0:1] Reserved PS3[2:1] Reserved						served	00 - Reserved			
0x07	00	'			Res	served				01 - OUT# connects to VDDO1 10 - OUT# connects to VDDO2		
0x08	00				Res	erved				11 - Reserved		
0x09	00	Reserved	INV[4]	SLEV	W4[0:1]		Re	eserved		CLK4 is tied to VDD02		
0x0A	00	<u>.</u>			Res	served						
0x0B	00				Res	erved						
0x0C	00				Res	erved						
0x0D	00				Res	erved						
0x0E	00	REFA[7:0]								Configuration0 REFA[7:0] - Reference Divide PLLA		
0x0F	00		FBA[10:3)							FBA[10:0] - Feedback Divide PLLA		
0x10	00			Reserved				FBA[2:0)		7		
0x11	00	Reserved	XDIVA	1123	A[1:0]		IPA[2:0]		Reserved	XDIVA - FB predivide PLLA; 0 - /1; 1 - /4 RZA[1:0] - Zero Resistor PLLA 00 - 5kOhm 01 - 10kOhm 10 - 30kOhm 11 - 80kOhm IPA[2:0] - charge Pump Current PLLA 100 - 6.3uA 101 - 11.9 uA 110 - 17.7 uA 111 - 22.7uA		
0x12	00					B[7:0]				REFB[7:0] - Reference Divide PLLB		
0x13	00				FBB	3[10:3]				FBB[10:0] - Feedback Divide PLLB		
0x14	00			MOD[4:0]				FBB[2:0]		PLLB Spread Parameters MOD[12:0]		
0x15	00					D[12:5]				NC[10:0] NSS[12:0]		
0x16	00				NC	[10:3]						
0x17	00			NSS[4:0]				NC[2:0]		<u></u>		
0x18	00				NSS	S[12:5]						
0x19	20		Reserved			IPB[2:0]		RZ	B[1:0]	RZB[1:0] - Zero Resistor PLLB		
0x1A	00				Reserved				SSENB_B	00 - 5kOhm 01 - 10kOhm 10 - 30kOhm 11 - 80kOhm IPB[2:0] - charge Pump Current PLLB 000 - 0.37uA, 100 - 6.3uA 001 - 1.1uA, 101 - 11.9uA 010 - 1.8 uA, 110 - 17.7uA 011 - 3.4uA, 111 - 22.7uA		
0x1B	00	REFC[7:0]						REFC[7:0] - Reference Divide PLLC				
0x1C	00				FBC	[10:3]				FBC[10:0] - Feedback Divide PLLC		
0x1D	00			Reserved				FBC[2:0]				
0x1E	00				FBC	2[7:0]	II.			FBC2 - Feedback Predivide PLLC Turn on using XDIVC=1		

	Default				E	Bit #					
Addr	Register Hex Value	7	6	5	4	3	2	1	0	Description	
0x1F	00		IPC[2:0]		RZC	[1:0]	Reserved	XDIVC	Reserved	RZC[1:0] - Zero Resistor PLLC 00 - 5kOhm 01 - 10kOhm 10 - 30kOhm 11 - 80kOhm IPC[2:0] - charge Pump Current PLLC 100 - 6.3uA 101 - 11.9 uA 110 - 17.7 uA 111 - 22.7uA	
0x20	00				RE	FD[7:0]				REFD[7:0] - Reference Divide PLLD	
0x21	00			Reserved	FB	D[10:3]		FBD[2:0]		FBD[10:0] - Feedback Divide PLLD	
0x22	00										
0x23	00	XDIVD	RZD[1:0]			IPD[2:0]		Re	served	XDIVD - FB predivide PLLD; 0 - /1; 1 - /4 RZD[1:0] - Zero Resistor PLLD 00 - 5KOhm 01 - 10kOhm 10 - 30kOhm 11 - 80kOhm IPD[2:0] - charge Pump Current PLLD 100 - 6.3uA 101 - 11.9 uA 110 - 17.7 uA 111 - 22.7uA	
0x24	00				OI	00[7:0]		1			
0x25	00				Re	served					
0x26	00				Re	served					
0x27	00					01[7:0]					
0x28	00					D2[7:0]					
0x29	00					D3[7:0]					
0x2A 0x2B	00					served					
0x2B	00					D4[7:0]					
0x2D	00	SCR	4[1:0]		Reserv			SC	R3[1:0]	SRC3[1:0] - OD4 source 00 - off; 10 - PLLA 01 - Reference; 11 - PLLD SRC4[1:0] - OD4 source 00 - off; 10 - PLLC 01 - PLLA; 11 - Reference	
0x2E	00	SCR	2[1:0]	SCR	1[1:0]		Re	served	SRC1[1:0] - OD1 source 00 - off; 10 - PLLB 01 - PLLA; 11 - PLLD SRC2[1:0] - OD2 source 00 - off; 10 - PLLC 01 - PLLA; 11 - PLLD		
0x2F	00	SCR	0[1:0]			Re	eserved			SRC0[1:0] - OD0 source	
0x30	00	Reserved 00 - off; 10 - PLLC 01 - PLLB; 11 - PLLD								00 - off; 10 - PLLC 01 - PLLB; 11 - PLLD	
0x31	00	PDB[4]	Reserved OE[4] Reserved PDB[4:0] - Powerdown OUT#						PDB[4:0] - Powerdown OUT#.		
0x32	00	Rese	erved	OE[3]	OE[2]	OE[1]	Res	erved	OE[0]	PDB#=0, OUT# driven low OE[4:0] - Output enable OUT#.	
0x33	00	Rese	erved	PDB[3]	PDB[2]	PDB[1]	Res	erved	PDB[0]	OE#=0, OUT# tri-stated.  If PDB#=OE#=0, OUT# driven low	

	Default				E	Bit #				
Addr	Register Hex Value	7	6	5	4	3	2	1	0	Description
0x34	00				RE	FA[7:0]	•			Configuration1
0x35	00				FB	A[10:3)				(See definitions from Configuration0 above)
0x36	00			Reserved				FBA[2:0)		above)
0x37	00	Reserved	XDIVA	RZA	[1:0]		IPA[2:0] Reserved			<u> </u>
0x38	00			1	RE	FB[7:0]			II.	1
0x39	00				FB	B[10:3]				1
0x3A	00			MOD[4:0]				FBB[2:0]		1
0x3B	00				MC	D[12:5]				1
0x3C	00				N	C[10:3]				1
0x3D	00			NSS[4:0]				NC[2:0]		1
0x3E	00				NS	SS[12:5]				1
0x3F	40		Reserved			IPB[2:0]		RZ	'B[1:0]	1
0x40	00			Rese	erved			Reserved	SSENB_B	1
0x41	00				RE	FC[7:0]				1
0x42	00				FB	C[10:3]				1
0x43	00			Reserved				FBC[2:0]		1
0x44	00				FB	C2[7:0]				1
0x45	00		IPC[2:0]		RZO	C[1:0]	Reserved	XDIV	Reserved	1
0x46	00				RE	FD[7:0]		l .	II.	1
0x47	00				FB	D[10:3]				1
0x48	00			Reserved				FBD[2:0]		1
0x49	00	XDIVD	RZI	0[1:0]		IPD[2:0]		Re	served	1
0x4A	00				O	D0[7:0]		l .		1
0x4B	00				Re	eserved				1
0x4C	00				Re	eserved				1
0x4D	00				Ol	D1[7:0]				<u> </u>
0x4E	00				Ol	D2[7:0]				<u> </u>
0x4F	00				Ol	D3[7:0]				<u> </u>
0x50	00				Re	eserved				<u> </u>
0x51	00				Re	eserved				1
0x52	00				Ol	D4[7:0]				1
0x53	00	SCR	4[1:0]		Res	erved		SC	R3[1:0]	1
0x54	00	SCR	2[1:0]	SCR	1[1:0]		Re	served		1
0x55	00	SCR	0[1:0]			R	eserved			1
0x56	00			1	Re	eserved				1
0x57	00	PDB[4]	Res	erved	OE[4]		Re	served		1
0x58	00	Rese	erved	OE[3]	OE[2]	OE[1]	Res	erved	OE[0]	1
0x59	00	Rese	erved	PDB[3]	PDB[2]	PDB[1]	Res	erved	PDB[0]	

	Default									
Addr	Register Hex Value	7	6	5	4	3	2	1	0	Description
0x5A	00		I	II.	RE	FA[7:0]	1	II.		Configuration2
0x5B	00	FBA(10:3)							(See definitions from Configuration0	
0x5C	00	Reserved FBA[2:0)							above)	
0x5D	00				[1:0]				Reserved	
0x5E	00					FB[7:0]				
0x5F	00					B[10:3]				
0x60	00			MOD[4:0]				FBB[2:0]		
0x61	00				MC	D[12:5]				
0x62	00				N	C[10:3]				
0x63	00			NSS[4:0]				NC[2:0]		
0x64	00				NS	S[12:5]				
0x65	40		Reserved			IPB[2:0]		RZ	B[1:0]	
0x66	00			Rese	erved			Reserved	SSENB_B	
0x67	00				RE	FC[7:0]		II.	I.	
0x68	00				FB	C[10:3]				
0x69	00	Reserved FBC[2:0]								
0x6A	00	FBC2[7:0]								
0x6B	00	IPC[2:0]			RZO	RZC[1:0] Reserved XDIV Reserved			Reserved	
0x6C	00	REFD[7:0]								
0x6D	00	FBD[10:3]								
0x6E	00			Reserved				FBD[2:0]		
0x6F	00	XDIVD	RZD	[1:0]		IPD[2:0]		Re	served	
0x70	00	OD0[7:0]								
0x71	00	Reserved								
0x72	00	Reserved								
0x73	00	OD17:0]								
0x74	00	OD2[7:0]								
0x75	00	OD3[7:0]								
0x76	00	Reserved								
0x77	00	Reserved								
0x78	00	OD4[7:0]								
0x79	00	SCR4[1:0] Reserved SCR3[1:0]								
0x7A	00	SCR		SCR	1[1:0]	Reserved				
0x7B	00	SCR	0[1:0]				served			
0x7C	00					eserved				
0x7D	00	PDB[4]		erved	OE[4]			served		
0x7E	00	Rese		OE[3]	OE[2]	OE[1]		erved	OE[0]	
0x7F	00	Rese	erved	PDB[3]	PDB[2]	PDB[1]	Res	erved	PDB[0]	

### **Marking Diagram (ND20)**




#### Notes:

- 1. "Z" is the device step (1 to 2 characters).
- 2. YYWW is the last two digits of the year and week that the part was assembled.
- 3. "\$" is the assembly mark code.
- 4. "G" after the two-letter package code designates RoHS compliant package.
- 5. "I" at the end of part number indicates industrial temperature range.
- 6. Bottom marking: country of origin if not USA.

### **Thermal Characteristics 20-pin VFQFPN**


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{JA}$	Still air				° C/W
Ambient	$\theta_{JA}$	1 m/s air flow				° C/W
	$\theta_{JA}$	3 m/s air flow				° C/W
Thermal Resistance Junction to Case	$\theta_{\sf JC}$					° C/W

# 20-pin QFN Solder Mask



### Package Outline and Package Dimensions (20-pin QFN)

Package dimensions are kept current with JEDEC Publication No. 95



	Millimeters			
Symbol	Min	Max		
Α	0.80	1.00		
A1	0	0.05		
A3	0.25 Reference			
b	0.15	0.23		
е	0.40 BASIC			
N	20			
N <sub>D</sub>	5			
N <sub>E</sub>	5			
D x E BASIC	3.00 x 3.00			
D2	1.55	1.75		
E2	1.55	1.75		
L	0.30	0.50		

### **Ordering Information**

Part / Order Number	Marking	<b>Shipping Packaging</b>	Package	Temperature
5P49EE502NDGI	See page 22	Tubes	20pin VFQFPN	-40 to +85° C
5P49EE502NDGI8	See page 22	Tape and Reel	20pin VFQFPN	-40 to +85° C

Parts that are ordered with a "G" after the two-letter pacakage code are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

### **Revision History**

Rev.	Originator	Date	Description of Change
	R.Willner	10/27/09	Initial Preliminary Datasheet
Α	R.Willner	11/10/09	Revised pinout.
В	R.Willner	3/25/10	Typographical changes. Register corrections. Correct spread spectrum calculations.
С	R. Willner	6/11/10	Default configuration. Clarification of OUT4 is tied to VDDO2.
D		07/26/10	Updated thermal pad and dimensions on package drawing.

### Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

www.idt.com/go/clockhelp

#### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com

