

FQP2N50C / FQPF2N50C

500 V N-Channel MOSFET

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

Features

- 2 A, 500 V, $R_{DS(on)}$ = 2.5 Ω @ V_{GS} = 10 V Low gate charge (typical 10 nC)
- Low Crss (typical 8.5 pF)
- Fast switching
- · 100 % avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

| Symbol | Parameter | | FQP2N50C | FQPF2N50C | Units |
|-----------------------------------|---|----------|-------------|-----------|-------|
| V _{DSS} | Drain-Source Voltage | | 500 | | V |
| I _D | Drain Current - Continuous (T _C = 25°C) | | 2 | 2 * | Α |
| | - Continuous (T _C = 100°C) | | 1.2 | 1.2 * | Α |
| I _{DM} | Drain Current - Pulsed | (Note 1) | 8 | 8 * | Α |
| V _{GSS} | Gate-Source Voltage | | ± 30 | | V |
| E _{AS} | Single Pulsed Avalanche Energy | (Note 2) | 155 | | mJ |
| I _{AR} | Avalanche Current | (Note 1) | | 2 | Α |
| E _{AR} | Repetitive Avalanche Energy | (Note 1) | 5.5 | | mJ |
| dv/dt | Peak Diode Recovery dv/dt (Note 3) | | 4.5 | | V/ns |
| P_{D} | Power Dissipation (T _C = 25°C) | | 55 | 20 | W |
| | - Derate above 25°C | | 0.44 | 0.16 | W/°C |
| T _J , T _{STG} | Operating and Storage Temperature Range | | -55 to +150 | | °C |
| T _L | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds | | 300 | | °C |

^{*} Drain current limited by maximum junction temperature

Thermal Characteristics

| Symbol | Parameter | FQP2N50C | FQPF2N50C | Units |
|-----------------|---|----------|-----------|-------|
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case | 2.27 | 6.25 | °C/W |
| $R_{\theta JS}$ | Thermal Resistance, Case-to-Sink Typ. | 0.5 | | °C/W |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | 62.5 | 62.5 | °C/W |

| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units |
|---|--|---|-----|-----|------|-------|
| Off Cha | aracteristics | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ | 500 | | | V |
| ΔBV _{DSS} / ΔT _J | Breakdown Voltage Temperature Coefficient | I _D = 250 μA, Referenced to 25°C | | 0.7 | | V/°C |
| I _{DSS} | Zero Gate Voltage Drain Current | V _{DS} = 500 V, V _{GS} = 0 V | | | 1 | μА |
| | | V _{DS} = 400 V, T _C = 125°C | | | 10 | μА |
| I _{GSSF} | Gate-Body Leakage Current, Forward | V _{GS} = 30 V, V _{DS} = 0 V | | | 100 | nA |
| I _{GSSR} | Gate-Body Leakage Current, Reverse | V _{GS} = -30 V, V _{DS} = 0 V | | | -100 | nA |
| On Cha | racteristics | | | | | |
| V _{GS(th)} | Gate Threshold Voltage | V _{DS} = V _{GS} , I _D = 250 μA | 2.0 | | 4.0 | V |
| R _{DS(on)} | Static Drain-Source On-Resistance | V _{GS} = 10 V, I _D = 1 A | | 2.1 | 2.5 | Ω |
| 9 _{FS} | Forward Transconductance | V _{DS} = 40 V, I _D = 1 A (Note 4) | | 1.5 | | S |
| C _{iss} | Input Capacitance | V _{DS} = 25 V, V _{GS} = 0 V, | | 280 | 365 | pF |
| C _{oss} | Output Capacitance | f = 1.0 MHz | | 50 | 65 | pF |
| C _{rss} | Reverse Transfer Capacitance | | | 8.5 | 11 | pF |
| Switchi | ing Characteristics | | | | | |
| t _{d(on)} | Turn-On Delay Time | \/ 050\/ L 0 A | | 10 | 30 | ns |
| t _r | Turn-On Rise Time | $V_{DD} = 250 \text{ V}, I_{D} = 2 \text{ A},$ $R_{G} = 25 \Omega$ | | 25 | 60 | ns |
| t _{d(off)} | Turn-Off Delay Time | NG - 23 12 | | 35 | 80 | ns |
| t _f | Turn-Off Fall Time | (Note 4, 5) | | 25 | 60 | ns |
| Qq | Total Gate Charge | V _{DS} = 400 V, I _D = 2 A, | | 10 | 13 | nC |
| Q _{gs} | Gate-Source Charge | V _{GS} = 10 V | | 1.5 | | nC |
| Q _{gd} | Gate-Drain Charge | (Note 4, 5) | | 5.5 | | nC |
| Drain S | Course Diede Cheresteristics of | nd Maximum Batings | | | | |
| I _S | Source Diode Characteristics and Maximum Continuous Drain-Source Dio | | | | 2 | Α |
| I _{SM} | Maximum Pulsed Drain-Source Diode Forward Current | | | | 8 | Α |
| V _{SD} | Drain-Source Diode Forward Voltage | V _{GS} = 0 V, I _S = 2 A | | | 1.4 | V |
| t _{rr} | Reverse Recovery Time | $V_{GS} = 0 \text{ V, } I_S = 2 \text{ A,}$ | | 170 | | ns |
| Q _{rr} | Reverse Recovery Charge | $dI_F/dt = 100 \text{ A/}\mu\text{s}$ (Note 4) | | 0.7 | | μС |

- $\label{eq:Notes: Notes: Notes: 1. Repetitive Rating: Pulse width limited by maximum junction temperature 2. L = 70mH, I_{AS} = 2A, V_{DD} = 50V, R_G = 25\Omega, Starting \ T_J = 25^{\circ}C$ 3. I_{SD} \leq 2A, di/dt \leq 200A/us, V_{DD} \leq BV_DSS, Starting \ T_J = 25^{\circ}C 4. Pulse Test: Pulse width \leq 300 μ s, Duty cycle \leq 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Rev. A, October 2004

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9-1. Maximum Safe Operating Area for FQP2N50C




Figure 9-2. Maximum Safe Operating Area for FQPF2N50C




Figure 10. Maximum Drain Current vs Case Temperature

Typical Characteristics (Continued)




Figure 11-1. Transient Thermal Response Curve for FQP2N50C






Figure 11-2. Transient Thermal Response Curve for FQPF2N50C

004 Fairchild Semiconductor Corporation Rev. A, October 2004


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx™ | FAST [®] | ISOPLANAR™ | Power247™ | Stealth™ |
|--------------------------------------|---------------------|------------------------|--------------------------|------------------------|
| ActiveArray™ | FASTr™ | LittleFET™ | PowerEdge™ | SuperFET™ |
| Bottomless™ | FPS™ | MICROCOUPLER™ | PowerSaver™ | SuperSOT™-3 |
| CoolFET™ | FRFET™ | MicroFET™ | PowerTrench [®] | SuperSOT™-6 |
| CROSSVOLT™ | GlobalOptoisolator™ | MicroPak™ | QFET [®] | SuperSOT™-8 |
| DOME™ | GTO™ | MICROWIRE™ | QS™ | SyncFET™ |
| EcoSPARK™ | HiSeC™ | MSX™ | QT Optoelectronics™ | TinyLogic [®] |
| E ² CMOS™ | I ² C™ | MSXPro™ | Quiet Series™ | TINYOPTO™ |
| EnSigna™ | i-Lo™ | OCX™ | RapidConfigure™ | TruTranslation™ |
| FACT™ | ImpliedDisconnect™ | OCXPro™ | RapidConnect™ | UHC™ |
| FACT Quiet Series™ | | OPTOLOGIC [®] | μSerDes™ | UltraFET [®] |
| Across the board. Around the world.™ | | OPTOPLANAR™ | SILENT SWITCHER® | VCX™ |
| The Power Franchise® | | PACMAN™ | SMART START™ | |
| Programmable Active Droop™ | | POP™ | SPM™ | |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |

©2004 Fairchild Semiconductor Corporation Rev. I13