


# DS1750Y/YLPM 3 Volt Partitionable 4096K NV SRAM


### **FEATURES**

- Data retention in the absence of V<sub>CC</sub>
- Data is automatically protected during power loss
- Directly replaces 512K x 8 volatile static RAM or EE-PROM
- Write protects selected blocks of memory regardless of  $V_{\text{CC}}$  status when programmed
- Unlimited write cycles
- Low-power CMOS operation
- 2.7V to 3.6V operation
- Over 10 years of data retention
- Standard 32-pin JEDEC pinout (DS1750Y)
- Access times of 150 ns and 200 ns
- Read cycle time equals write cycle time
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time.
- Optional industrial temperature range of -40°C to +85°C, designated IND
- Optional low profile module (LPM)
  - Fits into standard 68-pin PLCC surface mountable socket
  - 255 mils package height
  - Power fail output warns processor of impending power failure

### PIN ASSIGNMENT



32-PIN ENCAPSULATED PACKAGE (740 MIL EXTENDED)



34-PIN LOW PROFILE MODULE (LPM)

#### PIN DESCRIPTION

 A0 - A18
 - Address Inputs

 CE
 - Chip Enable

 GND
 - Ground

WE - Write Enable
OE - Output Enable

PFO - Power Fail Output (LPM only)

NC - No Connect

#### **ORDERING INFORMATION**

DS1750Y-XXX 32-pin thru-hole module

-150 150 ns access
-200 200 ns access

DS1750YLPM-XXX 34-pin low profile module

-150 150 ns access -200 200 ns access

#### DESCRIPTION

The DS1750Y 4096K Nonvolatile SRAM is a 4.194.304 bit, fully static, nonvolatile SRAM organized as 524,288 words by 8 bits. The DS1750Y has a self-contained lithium energy source and control circuitry which constantly monitors  $V_{\text{CC}}$  for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent garbled data. In addition the device has the ability to unconditionally write protect blocks of memory so that inadvertent write cycles do not corrupt program and special data space. There is no limit on the number of write cycles which can be executed and no additional support circuitry is required for microprocessor interface. The nonvolatile static RAM can be used in place of existing 512K x 8 static RAM directly conforming to the popular bytewide 32-pin DIP standard. The DS1750YLPM is a low profile module that fits into a standard 68-pin PLCC surface mountable socket and is functionally equivalent to the DS1750Y. The DS1750YLPM also provides a power fail output that warns a processor of impending power failure.

### **READ MODE**

The DS1750Y executes a read cycle whenever  $\overline{WE}$  (Write Enable) is inactive (high) and  $\overline{CE}$  (Chip Enable) is

active (low). The unique address specified by the 19 address inputs ( $A_0$  -  $A_{18}$ ) defines which of the 524,288 bytes of data is accessed. Valid data will be available to the eight data output drivers within  $t_{ACC}$  (Access Time) after the last address input signal is stable, providing that  $\overline{CE}$  and  $\overline{OE}$  access times are also satisfied. If  $\overline{OE}$  and  $\overline{CE}$  access times are not satisfied, then data access must be measured from the later occurring signal ( $\overline{CE}$  or  $\overline{OE}$ ) and the limiting parameter is either  $t_{CO}$  for  $\overline{CE}$  or  $t_{OE}$  for  $\overline{OE}$  rather than address access.

#### WRITE MODE

The DS1750Y is in the write mode whenever the  $\overline{WE}$  and  $\overline{CE}$  signals are in the active (low) state after address inputs are stable. The later occurring falling edge of  $\overline{CE}$  or  $\overline{WE}$  will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of  $\overline{CE}$  or  $\overline{WE}$ . All address inputs must be kept valid throughout the write cycle.  $\overline{WE}$  must return to the high state for a minimum recovery time ( $t_{WR}$ ) before another cycle can be initiated. The  $\overline{OE}$  control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output bus has been enabled ( $\overline{CE}$  and  $\overline{OE}$  active) then  $\overline{WE}$  will disable the outputs in  $t_{ODW}$  from its falling edge.

### **DATA RETENTION MODE**

The DS1750Y device provides full functional capability for  $V_{CC}$  greater than 2.7 volts, and write protects by 2.6 volts nominal. Data is maintained in the absence of  $V_{CC}$  without any additional support circuitry. The DS1750Y constantly monitors  $V_{CC}$ . Should the supply voltage decay, the RAM will automatically write protect itself. All inputs to the RAM become "don't care" and all outputs are high impedance. As  $V_{CC}$  falls below approximately 3.0 volts, the power switching circuit connects the lithium energy source to RAM to retain data. During powerup, when  $V_{CC}$  rises above approximately 2.6 volts, the power switching circuit connects external  $V_{CC}$  to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after  $V_{CC}$  stabilizes above  $V_{TP}$ .

#### FRESHNESS SEAL AND SHIPPING

The DS1750Y is shipped from Dallas Semiconductor with the lithium energy source disconnected, guaranteeing full energy capacity. When  $V_{CC}$  is applied and remains at a level of greater than  $V_{TP}$  for  $t_{REC}$ , the lithium energy source is enabled for battery backup operation.

### PARTITION PROGRAMMING MODE

The register controlling the partition switch is selected by recognition of a specific binary pattern which is sent on address lines A15 - A18. These address lines are the four upper order address lines being sent to RAM. The pattern is sent by 20 consecutive read cycles with the exact pattern as shown in Table 1. Pattern matching must be accomplished using read cycles; any write cycles will reset the pattern matching circuitry. If this

pattern is matched perfectly, then the 21 st through 24th read cycle will load the partition switch. Since there are 16 possible write protected partitions the size of each partition is 512K/16 or 32K x 8. Each partition is represented by one of the 16 bits contained in the 21st through 24th read cycle as defined by A15 through A18 and shown in Table 2. A logical 1 in a bit location sets that partition to write protect. A logical 0 in a bit location disables write protection. For example, if during the pattern match sequence bit 22 on address pin A16 was a 1, this would cause the partition register location for partition 5 to be set to a 1. This in turn would cause the DS1750Y to inhibit WE internally when A18 A17 A16 A15=0101. Note that while setting the partition register, data which is being accessed from the RAM should be ignored as the purpose of the 24 read cycles is to set the partition switch and not for the purpose of accessing data from RAM.

# PATTERN MATCH TO WRITE PARTITION REGISTER Table 1

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
A15	1	0	1	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	1	х	х	Х	х
A16	1	1	1	1	1	0	0	1	1	1	0	0	1	0	1	1	0	0	0	0	х	х	х	х
A17	1	1	1	1	0	0	1	1	1	0	0	1	0	1	0	1	0	0	0	1	х	х	х	х
A18	1	1	0	0	0	1	1	1	0	0	1	0	0	0	1	0	1	0	0	0	Х	х	Х	Х
	*																							1

FIRST BITS ENTERED

LAST GROUP ENTERED

# PARTITION REGISTER MAPPING Table 2

Address Pin	Bit number in pat- tern match se- quence	Partition Number	Address State Affected (A <sub>18</sub> A <sub>17</sub> A <sub>16</sub> A <sub>15</sub> )		
A15	BIT 21	PARTITION 0	0000		
A16	BIT 21	PARTITION 1	0001		
<b>A</b> 17	BIT 21	PARTITION 2	0010		
A18	BIT 21	PARTITION 3	0011		
A15	BIT 22	PARTITION 4	0100		
A16	BIT 22	PARTITION 5	0101		
A17	BIT 22	PARTITION 6	0110		
A18	BIT 22	PARTITION 7	0111		
A15	BIT 23	PARTITION 8	1000		
A16	BIT 23	PARTITION 9	1001		
A17	BIT 23	PARTITION 10	1010		
A18	BIT 23	PARTITION 11	1011		
A15	BIT 24	PARTITION 12	1100		
A16	BIT 24	PARTITION 13	1101		
A17	BIT 24	PARTITION 14	1110		
A18 BIT 24		PARTITION 15	1111		

### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature -0.5V to +7.0V 0°C to 70°C, -40°C to +85°C for IND parts -40°C to +70°C, -40°C to +85°C for IND parts 260°C for 10 seconds

## RECOMMENDED DC OPERATING CONDITIONS

(0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
DS1750Y Power Supply Voltage	v <sub>cc</sub>	2.7		3.6	>	
Logic 1	V <sub>IH</sub>	2.2		v <sub>cc</sub>	٧	
Logic 0	V <sub>IL</sub>	0.0		+0.4	٧	

CAPACITANCE  $(t_{\Delta} = 25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>		5	10	pF	
Input/Output Capacitance	C <sub>I/O</sub>		5	10	pF	

## DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \text{ to } 70^{\circ}C; V_{CC}=2.7V \text{ to } 3.6V)$ 

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Leakage Current	I <sub>IL</sub>	-1.0		+1.0	μΑ	
I <u>/O</u> Leakage Current CE ≥ V <sub>IH</sub> ≤ V <sub>CC</sub>	lio	-1.0		+1.0	Αц	
Output Current @ 2.2V	Іон	-0.5			m A	
Output Current @ 0.4V	l <sub>OL</sub>	2.0			m A	15
Standby Current CE = 2.2V	Iccs <sub>1</sub>		5.0	7.0	m A	
Standby Current CE = V <sub>CC</sub> - 0.5V	I <sub>CCS2</sub>		3.0	4.0	m A	
Operating Current	I <sub>CCO1</sub>			40	m A	
Write Protection Voltage	$V_{TP2}$	2.50	2.60	2.70	٧	

<sup>\*</sup> This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

## AC ELECTRICAL CHARACTERISTICS

(0°C to 70°C;  $V_{CC}$ =2.7V to 3.6V)

DADAMETED	SYMP C:	DS175	0 <b>Y</b> -1 50	DS175	0 Y-200	UNITO	NOTES
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Read Cycle Time	tRC	150		200		пѕ	
Access Time	tACC		150		200	пѕ	
OE to Output Valid	toE		70		100	пѕ	
CE to Output Valid	tco		150		200	пѕ	
OE or CE to Output Valid	tcoE	5		5		пѕ	5
Output High Z from Deselection	top		50		50	пѕ	5
Output Hold from Address Change	tон	5		5		пѕ	
Write Cycle Time	twc	150		200		пѕ	
Write Pulse Width	t <sub>WP</sub>	120		150		пѕ	3
Address Setup Time	t <sub>AW</sub>	0		0		пѕ	
Write Recovery Time	t <sub>WR1</sub>	10 10		10 10		пs пs	13 14
Output High Z from WE	topw		50		50	пѕ	5
Output Active from WE	toew	5		5		пѕ	5
Data Setup Time	t <sub>DS</sub>	60		80		пѕ	4
Data Hold Time	t <sub>DH1</sub>	10 10		10 10		пs пs	13 14


## AC ELECTRICAL CHARACTERISTICS

(0°C to 70°C;  $V_{CC}$ =2.7V to 3.6V)\*


				•		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Address Setup	tAS	0			пѕ	
Address Hold	t <sub>AH</sub>	50			пѕ	
Read Recovery	t <sub>RR</sub>	20			пѕ	
CE Pulse Width	tow	75			пѕ	


<sup>\*</sup>For loading partition register


# TIMING DIAGRAM: LOADING PARTITION REGISTER




## **READ CYCLE**







# POWER-DOWN/POWER-UP CONDITION



SEE NOTE 12

# POWER-DOWN/POWER-UP TIMING

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
CE, WE at V <sub>IH</sub> before Power-Down	t <sub>PD</sub>	0			μs	12
Power-Down Slew	t <sub>F</sub>	300			με	
Power-Up Slew	t <sub>R</sub>	0			με	
CE, WE at V <sub>IH</sub> after Power-Up	t <sub>REC</sub>	100		200	ms	

 $(t_A = 25^{\circ}C)$ 

	PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
ſ	Expected Data Retention Time	t <sub>DR</sub>	10			увагѕ	9, 11

### WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

### NOTES:

- 1. WE is high for a read cycle.
- 2.  $\overline{\text{OE}} = \text{V}_{\text{IH}}$  or  $\text{V}_{\text{IL}}$ . If  $\overline{\text{OE}} = \text{V}_{\text{IH}}$  during write cycle, the output buffers remain in a high impedance state.
- 3.  $t_{WP}$  is specified as the logical AND of  $\overline{CE}$  and  $\overline{WE}$ .  $t_{WP}$  is measured from the latter of  $\overline{CE}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- 4.  $t_{DS}$  is measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the  $\overline{\text{CE}}$  low transition occurs simultaneously with or later than the  $\overline{\text{WE}}$  low transition in Write Cycle 1, the output buffers remain in a high impedance state during this period.
- 7. If the  $\overline{\text{CE}}$  high transition occurs prior to or simultaneously with the  $\overline{\text{WE}}$  high transition, the output buffers remain in a high impedance state during this period.
- 8. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high impedance state during this period.
- Each DS1750Y or DS1750YLPM has a built-in switch that disconnects the lithium source until V<sub>CC</sub> is first
  applied by the user. The expected t<sub>DR</sub> is defined as accumulative time in the absence of V<sub>CC</sub> starting from
  the time power is first applied by the user.
- 10. All DC operating conditions, DC electrical characteristics, and AC electrical characteristics apply to both standard parts and those designated IND. Parts with the IND designation meet specifications over a temperature range of -40°C to +85°C.
- 11. The expected data retention time for parts designated IND meet or exceed the specified t<sub>DR</sub> at 25°C. IND parts which are continuously exposed to 85°C will have a t<sub>DR</sub> of 2 years. The amount of time that IND parts are exposed to temperatures of less than 85°C will significantly prolong data retention time. For example, parts exposed continuously to temperatures of 70°C will have a t<sub>DR</sub> of 7 years.
- 12. In a power down condition the voltage on any pin may not exceed the voltage on  $V_{\text{CC}}$ .
- 13. t<sub>WR1</sub>, t<sub>DH1</sub> are measured from WE going high.
- 14. tw B2, tDH2 are measured from CE going high.
- 15. The power fail output signal (PFO) is driven active (V<sub>OL</sub>=0.4V) when the V<sub>CC</sub> trip point occurs. While active, the PFO pin can sink 4 mA and will maintain a maximum output voltage of 0.4 volts. When inactive, the voltage output of PFO is 2.4 volts minimum and will source a current of 1 mA. This signal is only present on the DS1750YLPM.

### DC TEST CONDITIONS


Outputs Open
Cycle = 200 ns
All voltages are referenced to ground


# AC TEST CONDITIONS


Output Load: 100 pF + 1TTL Gate
Input Pulse Levels:
0.0 to 2.7 volts
Timing Measurement Reference Levels
Input: 1.5V

Output: 1.5V Input Pulse Rise and Fall Times: 5 ns

# DS1750Y NONVOLATILE SRAM 32-PIN 740 MIL MODULE









PKG	32-F	PIN
DIM	MIN	MAX
A IN.	1.680 42.67	1.700 43.18
B IN.	0.720 18.29	0.740 18.80
C IN.	0.355 9.02	0.375 9.52
D IN.	0.080 2.03	0.110 2.79
E IN. MM	0.015 0.38	0.025 0.63
F IN.	0.120 3.05	0.160 4.06
G IN. MM	0.090 2.29	0.110 2.79
H IN. MM	0.590 14.99	0.630 16.00
J IN. MM	0.008 0.20	0.012 0.30
K IN. MM	0.015 0.38	0.021 0.53

# DS1750YLPM 34-PIN LOW PROFILE MODULE (LPM)



PKG	IN C	HES			
DIM	MIN	мах			
Α	0.955	0.970			
В	0.840	0.855			
c	0.230	0.250			
D	0.975	0.995			
Е	0.050 BSC				
F	0.015	0.025			



Suggested 68-pin PLCC surface mountable sockets with leads on two sides only are:

 McKenzie
 34P-SMT-3

 Harwin
 HIS-40001-04

 Dallas Semiconductor
 DS34PIN-PLC

For recommended prototype/breadboard sockets, contact the Dallas Semiconductor factory.