

128-MBit Synchronous Low-Power DRAM in Chipsize Packages Preliminary Datasheet (Rev. 04/01)

High Performance:

	-7.5	-8	Units
$f_{CK,MAX}$	133	125	MHz
$t_{\text{CK3,MIN}}$	7.5	8	ns
$t_{AC3,MAX}$	5.4	6	ns
$t_{\rm CK2,MIN}$	10	10	ns
$t_{AC2,MAX}$	6	6	ns

- 8Mbit x 16 & 16Mbit x8 organisation
- VDD = 2.5V / VDDQ = 1.8V (2.5V tolerant)
- Fully Synchronous to Positive Clock Edge
- Four Banks controlled by BA0 & BA1
- Programmable CAS Latency: 2, 3
- Programmable Wrap Sequence: Sequential or Interleave
- Deep Power Down Mode

- Automatic and Controlled Precharge Command
- Programmable Burst Length: 1, 2, 4, 8 and full page
- Programmable Power Reduction Feature by partial array activation during Self-Refresh
- · Data Mask for byte control
- Auto Refresh (CBR)
- Self Refresh with programmble refresh period
- Power Down and Clock Suspend Mode
- Random Column Address every CLK (1-N Rule)
- 54-FBGA, with 9 x 6 ball array with 3 depopulated rows, 9 x 8 mm
- Operating Temperature Range Commerical (0° to 70°C)
 Extended (-25°C to +85°C)

The HYB/E 25L128800/160AC Mobile RAMs are new generation of low power, four bank Synchronous DRAM's organized as 4 banks \times 2Mbit x16 and 4 banks x 4Mbit x 8 with additional features for mobile applications. These synchronous Mobile RAMs achieve high speed data transfer rates by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock. The chip is fabricated using the Infineon advanced process technology.

The device adds new features to the industry standards set for synchronous DRAM products. Only partials of the memory array can be selected for Self-Refresh and the refresh period during Self-Refresh is programmable in 4 steps which drastically reduces the self refresh current, depending on the case temperature of the components in the system application. In addition a "Deep Power Down Mode" is available. Operating the four memory banks in an interleave fashion allows random access operation to occur at higher rate. A sequential and gapless data rate is possible depending on burst length, \overline{CAS} latency and speed grade of the device. The device operates from a 2.5V power supply for the core and 1.8V for the bus interface. The Mobile RAM is housed in a FBGA "chip-size" package. The Mobile RAM is available in the commercial (0° to 70°C) and Extended (-25°C to +85°C) temperature range



Ordering Information

Туре	Function Code	Package	Description								
Commercial temperature range:											
HYB 25L128800AC-7.5	PC133-333-522	BGA-BOC	133 MHz 4B × 4M x 8 LP-SDRAM								
HYB 25L128800AC-8	PC100-222-620	BGA-BOC	100 MHz 4B × 4M x 8 LP-SDRAM								
HYB 25L128160AC-7.5	PC133-333-522	BGA-BOC	133 MHz 4B × 2M x16 LP-SDRAM								
HYB 25L128160AC-8	PC100-222-620	BGA-BOC	100 MHz 4B × 2M x16 LP-SDRAM								
Extended temperature rang	e:		1								
HYE 25L128800AC-7.5	PC133-333-522	BGA-BOC	133 MHz 4B × 4M x 8 LP-SDRAM								
HYE 25L128800AC-8	PC100-222-620	BGA-BOC	100 MHz 4B × 4M x 8 LP-SDRAM								
HYE 25L128160AC-7.5	PC133-333-522	BGA-BOC	133 MHz 4B × 2M x16 LP-SDRAM								
HYE 25L128160AC-8	PC100-222-620	BGA-BOC	100 MHz 4B × 2M x16 LP-SDRAM								

Pin Definitions and Functions

CLK	Clock Input	DQ	Data Input/Output
CKE	Clock Enable	LDQM, UDQM	Data Mask for x16
CS	Chip Select	V _{DD}	Power (+ 2.5V)
RAS	Row Address Strobe	V _{SS}	Ground
CAS	Column Address Strobe	V_{DDQ}	Power for DQ's (+1.8 V)
WE	Write Enable	$V_{\rm SSQ}$	Ground for DQ's
A0 - A11, A0 - A8, A10	Row Addresses Column Addresses	N.C.	Not connected
BA0, BA1	Bank Select		



Pin Configuration for x16 devices:

1	2	3
VSS	DQ15	VSSQ
DQ14	DQ13	VDDQ
DQ12	DQ11	VSSQ
DQ10	DQ9	VDDQ
DQ8	NC	VSS
UDQM	CLK	CKE
NC	A11	A9
A8	A7	A6
VSS	A5	A4

_	7	8	9
	VDDQ	DQ0	VDD
	VSSQ	DQ2	DQ1
	VDDQ	DQ4	DQ3
	VSSQ	DQ6	DQ5
	VDD	LDQM	DQ7
	CAS	RAS	WE
	BA0	BA1	CS
	Α0	A1	A10
	А3	A2	VDD

Pin Configuration for x8 devices: (t.b.d.)

1	2	3
VSS	DQ7	VSSQ
NC	DQ6	VDDQ
NC	DQ5	VSSQ
NC	DQ4	VDDQ
NC	NC	VSS
DQM	CLK	CKE
NC	A11	A9
A8	A7	A6
VSS	A5	A4

Α
В
С
D
Е
F
G
Н
J

Α

В

С

D

Е

F

G


Н

J

7	8	9
VDDQ	DQ0	VDD
VSSQ	DQ1	NC
VDDQ	DQ2	NC
VSSQ	DQ3	NC
VDD	NC	NC
CAS	RAS	WE
BA0	BA1	CS
A0	A1	A10
А3	A2	VDD




Functional Block Diagrams



Block Diagram: 8Mb x16 SDRAM (12 / 9 / 2 addressing)





Block Diagram: 16M x8 SDRAM (12 / 10 / 2 addressing)



Signal Pin Description

Pin	Туре	Signal	Polarity	Function						
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.						
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low, thereby initiates either the Power Down mode, Suspend mode, or the Self Refresh mode.						
CS	Input	Pulse	Active Low	CS enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.						
RAS CAS WE	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, CAS, RAS, and WE define the command to be executed by the SDRAM.						
A0 - A11	Input	Level		During a Bank Activate command cycle, A0 - A11 define the row address (RA0 - RA11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-An define the column address (CA0 - CAn) when sampled at the rising clock edge.CAn depends from the SDRAM organization: 16M x8 SDRAM CA0 - CA9 (Page Length = 1024 bits) 8M x16 SDRAM CA0 - CA8 (Page Length = 512 bits) In addition to the column address, A10(= AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled. During a Precharge command cycle, A10 (= AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will be precharged regardless of the state of BA0 and BA1. If A10 is low, then BA0 and BA1 are used to define which bank to precharge.						
BA0, BA1	Input	Level	_	Bank Select Inputs. Selects which bank is to be active.						
DQx	Input Output	Level	_	Data Input/Output pins operate in the same manner as on conventional DRAMs.						



HYB/E 25L128800/160AC 128-MBit Mobile RAM

Pin	Туре	Signal	Polarity	Function
LDQM UDQM,				The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQMx has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high. LDQM and UDQM controls the lower and upper bytes in x16 SDRAM.
$V_{ extsf{DD}} \ V_{ extsf{SS}}$	Supply	_	_	Power and ground for the input buffers and the core logic.
$V_{ extsf{DDQ}} \ V_{ extsf{SSQ}}$	Supply	_	_	Isolated power supply and ground for the output buffers to provide improved noise immunity.



Operation Definition


All of SDRAM operations are defined by states of control signals \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , and DQMx at the positive edge of the clock. The following list shows the truth table for the operation commands.

Operation	Device State	CKE n-1	CKE n	DQM	BA0 BA1	AP= A10	Addr	CS	RAS	CAS	WE
Bank Active	Idle ³	Н	Х	Х	V	V	V	L	L	Н	Н
Bank Precharge	Any	Н	Х	Х	V	L	Х	L	L	Н	L
Precharge All	Any	Н	Х	Х	Х	Н	Х	L	L	Н	L
Write	Active ³	Н	Х	Х	V	L	V	L	Н	L	L
Write with Autoprecharge	Active ³	Н	Х	Х	V	Н	V	L	Н	L	L
Read	Active ³	Н	Х	Х	V	L	V	L	Н	L	Н
Read with Autoprecharge	Active ³	Н	Х	Х	V	Н	V	L	Н	L	Н
Mode Register Set	Idle	Н	Х	Х	V	V	V	L	L	L	L
No Operation	Any	Н	Х	Х	Х	Х	Х	L	Н	Н	Н
Burst Stop	Active	Н	Х	Х	Х	Х	Х	L	Н	Н	L
Device Deselect	Any	Н	Х	Х	Х	Х	Х	Н	Х	Х	Х
Auto Refresh	Idle	Н	Н	Х	Х	Х	Х	L	L	L	Н
Self Refresh Entry	Idle	Н	L	Х	Х	Х	Х	L	L	L	Н
Self Refresh Exit	Idle	_						Н	Х	Х	Х
	(Self Refr.)	L	Н	X	Х	X	X	L	Н	Н	Х
Power Down Entry (Precharge or active	Idle	Н	L	Х	X	Х	х	Н	Х	Х	Х
standby)	Active ⁴							L	Н	Н	Н
Power Down Exit	Any	_						Н	Х	Х	Х
	(Power Down)	L	Н	X	Х	Х	Х	L	Н	Н	L
Data Write/Output Enable	Active	Н	Х	L	X	Х	Х	Χ	Х	Х	Х
Data Write/Output Disable	Active	Н	Х	Н	Х	Х	Х	Χ	Х	Х	Х
Deep Power Down Entry	Idle	Н	L	Х	Х	Х	Х	L	Н	Н	L
Deep Power Down Exit	Deep ⁵ Power Down	L	Н	Х	Х	Х	Х	Х	Х	Х	Х

Notes:

- 1. V = Valid, x = Don't Care, L = Low Level, H = High Level.
- 2. CKEn signal is input level when commands are provided, CKEn-1 signal is input level one clock before the commands are provided.
- 3. This is the state of the banks designated by BA0, BA1 signals.
- 4. Power Down Mode can not entry in the burst cycle. Address Input for Mode Set (Mode Register Operation)
- 5. After Deep Power Down mode exit a full new initialisation of the memory device is mandatory.





Mode Register Table



Power On and Initialization

The default power on state of the mode register is supplier specific and may be undefined. The following power on and initialization sequence guarantees the device is preconditioned to each users specific needs. Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner. During power on, all $V_{\rm DD}$ and $V_{\rm DDQ}$ pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" or "DESELECT" state. The power on voltage must not exceed $V_{\rm DD}$ + 0.3 V on any of the input pins or VDD supplies. The CLK signal must be started at the same time. After power on, an initial pause of 200 μ s is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required. These may be done before or after programming the Mode Register. Failure to follow these steps may lead to unpredictable start-up modes.

Programming the Mode Register

The Mode Register designates the operation mode at the read or write cycle. This register is divided into 4fields. A Burst Length Field to set the length of the burst, an Addressing Selection bit to program the column access sequence in a burst cycle (interleaved or sequential), and a $\overline{\text{CAS}}$ Latency Field to set the access time at clock cycle, an The mode set operation must be done before any activate command after the initial power up. Any content of the mode register can be altered by re-executing the mode set command. All banks must be in precharged state and CKE must be high at least one clock before the mode set operation. After the mode register is set, a Standby or NOP command is required. Low signals of $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{WE}}$ at the positive edge of the clock activate the mode set operation. Address input data at this timing defines parameters to be set as shown in the previous table. BA0 and BA1 have to be set to "0" to enter the Mode Register.


Extended Mode Register

The Extended Mode Register controls functions beyond those controlled by the Mode Register. These additional functions are unique to Mobile RAMs and includes a Refresh Period field (TCR) for temperature compensated self-refresh and a Partial-Array Self Refresh field (PASR). The PASR field is used to specify whether only one quarter (bank0), one half (banks 0 + 1) or all banks of the SDRAM array are enabled. Disabled banks will not be refreshed in Self-Refresh mode and written data will get lost. When only bank 0 is selected, it is possible to partial select only half or one quarter of bank 0. The TCR field has four entries to set Refresh Period during self-refresh depending on the case temperature of the Mobile RAM devices.

The Extended Mode Register is programmed via the Mode Register Set command (with BA0 = 0 and BA1 = 1) and retains the stored information until it is programmed again or the device loses power. The Extended mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating any subsequent operation. Violating either these requirements result in unspecified operation. Unused bit A5 to A11 have to be programmed to "0".



Extended Mode Register Table



Read and Write Operation

When \overline{RAS} is low and both \overline{CAS} and \overline{WE} are high at the positive edge of the clock, a \overline{RAS} cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the wordline are set. A \overline{CAS} cycle is triggered by setting \overline{RAS} high and \overline{CAS} low at a clock timing after a necessary delay, t_{RCD} , from the \overline{RAS} timing. \overline{WE} is used to define either a read ($\overline{WE} = H$) or a write ($\overline{WE} = L$) at this stage.

SDRAM provides a wide variety of fast access modes. In a single CAS cycle, serial data read or write operations are allowed at up to a 133 MHz data rate. The numbers of serial data bits are the burst length programmed at the mode set operation, i.e., one of 1, 2, 4, 8 and full page. Column addresses are segmented by the burst length and serial data accesses are done within this boundary. The first column address to be accessed is supplied at the CAS timing and the subsequent addresses are generated automatically by the programmed burst length and its sequence. For example, in a burst length of 8 with interleave sequence, if the first address is '2', then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5.

Full page burst operation is only possible using the sequential burst type and page length is a function of the I/O organisation and column addressing. Full page burst operation do not self terminate once the burst length has been reached. In other words, unlike burst length of 2, 4 and 8, full page burst continues until it is terminated using another command.



Similar to the page mode of conventional DRAM's, burst read or write accesses on any column address are possible once the \overline{RAS} cycle latches the sense amplifiers. The maximum t_{RAS} or the refresh interval time limits the number of random column accesses. A new burst access can be done even before the previous burst ends. The interrupt operation at every clock cycle is supported. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. An interrupt which accompanies an operation change from a read to a write is possible by exploiting DQM to avoid bus contention.

When two or more banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two or more banks can realize fast serial data access modes among many different pages. Once two or more banks are activated, column to column interleave operation can be performed between different pages. When the partial array activation is set, data will get lost when self-refresh is used in all non activated banks.

Burst Length and Sequence

Burst Length	Starting Address (A2 A1 A0)	Sequential Burst Addressing (decimal)								Interleave Burst Addressing (decimal)							
2	xx0 xx1	0, 1 1, 0								0, 1 1, 0							
4	x00 x01 x10 x11		0, 1, 2, 3 1, 2, 3, 0 2, 3, 0, 1 3, 0, 1, 2									2	0, 1, 1, 0, 2, 3, 3, 2,	3, 2 0, 1	2		
8	000 001 010 011 100 101 110	0 1 2 3 4 5 6 7	1 2 3 4 5 6 7 0	2 3 4 5 6 7 0 1	3 4 5 6 7 0 1 2	4 5 6 7 0 1 2 3	5 6 7 0 1 2 3 4	6 7 0 1 2 3 4 5	7 0 1 2 3 4 5 6	0 1 2 3 4 5 6	1 0 3 2 5 4 7 6	2 3 0 1 6 7 4 5	3 2 1 0 7 6 5 4	4 5 6 7 0 1 2 3	5 4 7 6 1 0 3 2	6 7 4 5 2 3 0 1	7 6 5 4 3 2 1
Full Page	nnn										not	sup	por	ted			

Refresh Mode

SDRAM has two refresh modes, Auto Refresh and Self Refresh.

Auto-Refresh

Auto Refresh is similar to the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh of conventional DRAMs. All of banks must be precharged before applying any refresh mode. An on-chip address counter increments the word and the bank addresses and no bank information is required for both refresh modes.



The chip enters the Auto Refresh mode, when \overline{RAS} and \overline{CAS} are held low and CKE and \overline{WE} are held high at a clock timing. The mode restores word line after the refresh and no external precharge command is necessary. A minimum t_{RC} time is required between two automatic refreshes in a burst refresh mode. The same rule applies to any access command after the automatic refresh operation.

In Auto-Refresh mode all banks are refreshed, independed if the partial activation has been set.

Self-Refresh:

The chip has an on-chip timer and the Self Refresh mode is available. It enters the mode when \overline{RAS} , \overline{CAS} , and CKE are low and \overline{WE} is high at a clock timing. All of external control signals including the clock are disabled. Returning CKE to high enables the clock and initiates the refresh exit operation. After the exit command, at least one t_{RC} delay is required prior to any access command. Low Power SDRAMs have the possibility to program the refresh period of the on-chip time with the use of an appropriate MRS command in three steps, depending on the maximum operation case temperature in the application. In partial activation mode only the selected banks will be refreshed. Data written to the non activated banks will get lost after a period defined by tref.

DQM Function

DQMx has two functions for data I/O read and write operations. During reads, when it turns to "high" at a clock timing, data outputs are disabled and become high impedance after two clock delay (DQM Data Disable Latency t_{DQZ}). It also provides a data mask function for writes. When DQM is activated, the write operation at the next clock is prohibited (DQM Write Mask Latency t_{DQW} = zero clocks).

Suspend Mode

During normal access mode, CKE is held high enabling the clock. When CKE is low, it freezes the internal clock and extends data read and write operations. One clock delay is required for mode entry and exit (Clock Suspend Latency t_{CSI}).

Power Down

In order to reduce standby power consumption, a power down mode is available. All banks must be precharged and the necessary Precharge delay ($t_{\rm RP}$) must occur before the SDRAM can enter the Power Down mode. Once the Power Down mode is initiated by holding CKE low, all of the receiver circuits except CLK and CKE are gated off. The Power Down mode does not perform any refresh operations, therefore the device can't remain in Power Down mode longer than the Refresh period ($t_{\rm REF}$) of the device. Exit from this mode is performed by taking CKE "high". One clock delay is required for power down mode entry and exit.

Deep Power Down Mode

The Deep Power Down Mode is an unique function on Mobile RAMs with very low standby currents. All internal voltage generators inside the Mobile RAMs are stopped and all memory data will be lost in this mode. To enter the Deep Power Down mode all banks must be precharged and the necessary Precharge delay (t_{RP}) must occur.

Auto Precharge



Two methods are available to precharge SDRAMs. In an automatic precharge mode, the $\overline{\text{CAS}}$ timing accepts one extra address, CA10, to determine whether the chip restores or not after the operation. If CA10 is high when a Read Command is issued, the Read with Auto-Precharge function is initiated. If CA10 is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge operation a time delay equal to t_{WR} (Write recovery time) after the last data in.

Precharge Command

There is also a separate precharge command available. When \overline{RAS} and \overline{WE} are low and \overline{CAS} is high at a clock timing, it triggers the precharge operation. Three address bits, BA0, BA1 and A10 are used to define banks as shown in the following list. The precharge command can be imposed one clock before the last data out for \overline{CAS} latency = 2 and two clocks before the last data out for \overline{CAS} latency = 3. Writes require a time delay t_{WR} from the last data out to apply the precharge command.

Bank Selection by Address Bits:

A10	BA0	BA1	
0	0	0	Bank 0
0	0	1	Bank 1
0	1	0	Bank 2
0	1	1	Bank 3
1	Х	Х	all Banks

Burst Termination

Once a burst read or write operation has been initiated, there are several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation, use a Precharge Command to interrupt a burst cycle and close the active bank, or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid DQ contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the DQ pins before the Burst Stop Command is registered will be written to the memory.



Electrical Characteristics

Absolute Maximum Ratings

Operating Case Temperature Range (commercial)	0 to + 70 C
Operating Case Temperature Range (extended)	25 to + 85 C
Storage Temperature Range	– 55 to + 150 C
Input/Output Voltage	0.3 to V_{DD} + 0.3 V
Power Supply Voltage $V_{ extsf{DD}}$	– 0.3 to + 3.6 V
Power Dissipation	0.7 W
Data out Current (short circuit)	50 mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operation and DC Characteristics

 $T_{\text{CASE}} = 0 \text{ to } 70 \,^{\circ}\text{C} \text{ (commercial) / -25 to } 85^{\circ}\text{C} \text{ (Extended)};$ $V_{\rm SS}$ = 0 V; $V_{\rm DD}$ = 2.5V \pm 0.2 V, $V_{\rm DDQ}$ = 1.8V \pm 0.15 V

Parameter	Symbol	Limit	Values	Unit	Notes
		min.	max.		
DRAM Core Supply Voltage	V_{DD}	2.3	2.7	V	
I/O Supply Voltage	V_{DDQ}	1.65	1.95	V	3
Input High Voltage (CMD, Addr.)	V_{IH}	0.8 x V _{DDQ}	$V_{\rm DDQ}$ + 0.3	V	1, 2
Input Low Voltage (CMD, Addr.)	V_{IL}	- 0.3	+ 0.3	V	1, 2
Data Input High (Logic 1) Voltage	V_{IH}	0.8 x V _{DDQ}	$V_{\rm DDQ}$ + 0.3	V	
Data Input Low (Logic 0) Voltage	V_{IL}	- 0.3	+ 0.3	V	
Data Output High (Logic 1) Voltage (I _{OH} =-0.1mA)	V_{OH}	V _{DDQ} - 0.2	_	V	_
Date Output Low (Logic 0) Voltage (I _{OL} =+0.1mA)	V_{OL}	_	0.2	V	4
Input Leakage Current, any input (0 V < $V_{\rm IN}$ < $V_{\rm DDQ}$, all other inputs = 0 V)	$I_{I(L)}$	- 5	5	μΑ	4
Output Leakage Current (DQ is disabled, 0 V < $V_{\rm OUT}$ < $V_{\rm DD}$)	$I_{\mathrm{O(L)}}$	- 5	5	μΑ	_

Notes

- All voltages are referenced to V_{SS}.
 V_{IH} may overshoot to V_{DD} + 0.8V for pulse width of < 4 ns with 2.5V. V_{IL} may undershoot to 0.8 V for pulse width < 4.0 ns with 2.5V. Pulse width measured at 50% points with amplitude measured peak to DC reference.
- 3. I/O supply voltage is $V_{\rm DD}$ + 0.2 V tolerant
- 4. I/O driver characteristics will be defined in a later version of this document. An IBIS model will be available.



Capacitance:

 $T_{\rm CASE}$ = 0 to 70 °C (commercial) / -25 to 85°C (Extended); $V_{\rm DD}$ = 2.5V \pm 0.2 V,V $_{\rm DDQ}$ = 1.8V \pm 0.15 V, f = 1 MHz

Parameter	Symbol	Val	lues	Unit
		min.	max.	
Input Capacitance (CLK)	C_{11}	-	3.5	pF
Input Capacitance (A0 - A11, BA0, BA1, RAS, CAS, WE, CS, CKE, DQM)	C_{12}	-	3.8	pF
Input/Output Capacitance (DQ)	C_{IO}	-	6.0	pF

Operating Currents

 $T_{\rm CASE}$ = 0 to 70 °C (commercial) / -25 to 85°C (Extended); $V_{\rm DD} = V_{\rm DDQ} = 2.5~{\rm V} \pm 0.2~{\rm V},~V_{\rm DDQ} = 1.8 {\rm V} \pm 0.15~{\rm V}$ (Recommended Operating Conditions unless otherwise noted)

Parameter & Test Condition		Symb.	-7.5	-8	Unit	Note
Operating current $t_{\rm CK} = t_{\rm CK(MIN.)}$ All banks operated in random access, all banks operated in	_	I_{CC1}	160	150	mA	3,4
ping-pong manner Precharge standby current in Power Down Mode $\overline{\text{CS}} = V_{\text{IH (MIN.)}}, \text{ CKE } \leq V_{\text{IL(MAX.)}}$	$t_{\rm CK} = \min$	I_{CC2P}		t.b.d.	mA	
Precharge standby current in Non Power Down Mode $\overline{\text{CS}} = V_{\text{IH (MIN.)}}$, CKE $\geq V_{\text{IH(MIN.)}}$	$t_{\rm CK} = \min$	$I_{\rm CC2N}$	40	35	mA	
No operating current $t_{\text{CK}} = \min$, $\overline{\text{CS}} = V_{\text{IH (MIN.)}}$,	$\begin{aligned} CKE &\geq V_{IH(MIN.)} \\ CKE &\leq V_{IL(MAX.)} \end{aligned}$	$I_{\rm CC3N}$ $I_{\rm CC3P}$	50	45	mA mA	
active state (max. 4 banks) Burst Operating Current $t_{\text{CK}} = \min$ Read command cycling		I_{CC4}	100	90	mA	3, 4
Auto Refresh Current $t_{CK} = min$, trc = trcmin. Auto Refresh command cycling	-	$I_{\rm CC5}$	230	210	mA	3
Deep Power Down Mode Current		$I_{\rm CC7}$		10	μΑ	



Programmable Self-Refresh Currents:

Parameter & Test Condition	Extended Mode Register M[4:3] Tcase [°C]	Symb.	max.	Unit	Note
Self Refresh Current	85°C max.	$I_{\rm CC6}$	800	μΑ	7)
Self Refresh Mode CKE = 0.2 V, tck=infinity,	70°C max.		400	μΑ	7)
full array activations, all banks	45°C max.		200	μΑ	7)
,	15°C max.		t.b.d	Aμ	7)
Self Refresh Current	85°C max.	$I_{\rm CC6}$	450	μΑ	7)
Self Refresh Mode	70°C max.		225	μΑ	7)
CKE = 0.2 V, tck=infinity, half array activations, Bank 0 +1	45°C max.		150	μΑ	7)
	15°C max.		t.b.d	μΑ	7)
Self Refresh Current	85°C max.	$I_{\rm CC6}$	225	μΑ	7)
Self Refresh Mode	70°C max.		125	μΑ	7)
CKE = 0.2 V, tck=infinity, quarter array activation, Bank 0	45°C max.		75	μΑ	7)
,,,	15°C max.		t.b.d	μΑ	7)

Notes:

- 5. These parameters depend on the cycle rate. These values are measured at 133 MHz for -7 & -7.5 and at 100 MHz for -8 parts. Input signals are changed once during $t_{\rm CK}$. If the devices are operating at a frequency less than the maximum operation frequency, these current values are reduced by 1/ freq, meaning operation at half the maximum frequency reduces these current value by a factor of 2.
- 6. These parameters are measured with continuous data stream during read access and all DQ toggling. CL = 3 and BL = 4 is assumed and the V_{DDQ} current is excluded.
- 7. Target values to be verified on final product and may change.



AC Characteristics 1, 2

 $T_{\rm CASE}$ = 0 to 70 °C (commercial) / -25 to 85°C (Extended); $V_{\rm SS}$ = 0 V; $V_{\rm DD}$ = V_{\rm DDQ} = 2.5V \pm 0.2 V, V_{\rm DDQ} = 1.8V \pm 0.15 V, $t_{\rm T}$ = 1 ns

Parameter	Symb.					Unit	Note
		-7	.5	-	8		
		min.	max.	min.	max.		

Clock and Clock Enable

Clock and Clock Enable							
Clock Cycle Time							_
CAS Latency = 3	t_{CK}	7.5	_	8	_	ns	
CAS Latency = 2	O.K	10	_	10	_	ns	
Clock frequency							_
\overline{CAS} Latency = 3	t_{CK}	_	133	_	125	MHz	
CAS Latency = 2		_	100	_	100	MHz	
Access Time from Clock							2, 3, 6
\overline{CAS} Latency = 3	t_{AC}	_	5.4	_	6	ns	
CAS Latency = 2	7.0	_	6	_	6	ns	
Clock High Pulse Width	t_{CH}	2.5	_	3	_	ns	_
Clock Low Pulse Width	t_{CL}	2.5	_	3	_	ns	_
Transition Time	t_{T}	0.3	1.2	0.5	1.5	ns	_

Setup and Hold Times

-							
Input Setup Time	t_{IS}	1.5	_	2	_	ns	4
Input Hold Time	t _{IH}	0.8	_	1	_	ns	4
CKE Setup Time	t_{CKS}	1.5	_	2	_	ns	4
CKE Hold Time	t_{CKH}	0.8	_	1	_	ns	4
Mode Register Set-up Time	t_{RSC}	2	_	2	_	CLK	_
Power Down Mode Entry Time	t _{SB}	0	7.5	0	8	ns	_

Common Parameters

Row to Column Delay Time	t_{RCD}	20	_	20	_	ns	5
Row Precharge Time	t_{RP}	20	_	20	_	ns	5
Row Active Time	t _{RAS}	45	100k	48	100k	ns	5
Row Cycle Time	t_{RC}	67	_	70	_	ns	5
Activate(a) to Activate(b) Command Period	t_{RRD}	15	_	16	_	ns	5



AC Characteristics (cont'd)^{1, 2}

 $T_{\rm CASE}$ = 0 to 70 °C (commercial) / -25 to 85°C (Extended); $V_{\rm SS}$ = 0 V; $V_{\rm DD}$ = V_{\rm DDQ} = 2.5V \pm 0.2 V, V_{\rm DDQ} = 1.8V \pm 0.15 V, $t_{\rm T}$ = 1 ns

Parameter	Symb.			Unit	Note		
		-7	-7.5		-8		
		min.	max.	min.	max.		
CAS(a) to CAS(b) Command Period	t_{CCD}	1	_	1	_	CLK	_

Refresh Cycle

Refresh Period	t_{REF}	_	64	_	64	ms	_
Self Refresh Exit Time	$t_{\sf SREX}$	1	_	1	_	CLK	

Read Cycle

Data Out Hold Time	t _{OH}	3	-	3	1	ns	2, 5, 6
Data Out to Low Impedance Time	t_{LZ}	1	_	0	-	ns	_
Data Out to High Impedance Time	t_{HZ}	3	7	3	8	ns	_
DQM Data Out Disable Latency	t_{DQZ}	_	2	_	2	CLK	_


Write Cycle

Write Recovery Time	t_{WR}	14	_	14	_	ns	7
DQM Write Mask Latency	t_{DQW}	0	_	0	_	CLK	_



Notes


- 1. For proper power-up see the operation section of this data sheet.
- 2. AC timing tests are referenced to the 0.9 V crossover point for VDDQ = 1.8 V components. The transition time is measured between $V_{\rm IH}$ and $V_{\rm IL}$. All AC measurements assume $t_{\rm T}$ = 1 ns with the AC output load circuit (details will be defined later). Specified $t_{\rm AC}$ and $t_{\rm OH}$ parameters are measured with a 30 pF only, without any resistive termination and with a input signal of 1V / ns edge rate.



- 3. If clock rising time is longer than 1 ns, a time ($t_T/2$ 0.5) ns has to be added to this parameter.
- 4. If t_T is longer than 1 ns, a time (t_T 1) ns has to be added to this parameter.
- 5. These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as follows:
 - the number of clock cycle = specified value of timing period (counted in fractions as a whole number)
- 6. Access time from clock tac is 4.6 ns for PC133 components with no termination and 0 pF load, Data out hold time toh is 1.8 ns for PC133 components with no termination and 0 pF load.
- 7. The write recovery time of twr = 14 ns cycles allows the use of one clock cycle for the write recovery time when the memory operation frequency is equal or less than 72MHz. For all memory operation frequencies higher than 72MHz two clock cycles for twr are mandatory. INFINEON recommends to use two clock cycles for the write recovery time in all applications.



Package Outlines



Marking Examples of BGA Packages:








Timing Diagrams


- 1. Bank Activate Command Cycle
- 2. Burst Read Operation
- 3. Read Interrupted by a Read
- 4. Read to Write Interval
 - 4.1 Read to Write Interval
 - 4.2 Minimum Read to Write Interval
 - 4.3 Non-Minimum Read to Write Interval
- 5. Burst Write Operation
- 6. Write and Read Interrupt
 - 6.1 Write Interrupted by a Write
 - 6.2 Write Interrupted by Read
- 7. Burst Write & Read with Auto-Precharge
 - 7.1 Burst Write with Auto-Precharge
 - 7.2 Burst Read with Auto-Precharge
- 8. AC- Parameters
 - 8.1 AC Parameters for a Write Timing
 - 8.2 AC Parameters for a Read Timing
- 9. Mode Register Set
- 10. Power on Sequence and Auto Refresh (CBR)
- 11. Clock Suspension (using CKE)
 - 11. 1 Clock Suspension During Burst Read CAS Latency = 2
 - 11. 2 Clock Suspension During Burst Read CAS Latency = 3
 - 11. 3 Clock Suspension During Burst Write CAS Latency = 2
 - 11. 4 Clock Suspension During Burst Write CAS Latency = 3
- 12. Power Down Mode and Clock Suspend
- 13. Self Refresh (Entry and Exit)
- 14. Auto Refresh (CBR)
- 15. Random Column Read (Page within same Bank)
 - 15.1 \overline{CAS} Latency = 2
 - $15.2 \overline{\text{CAS}} \text{ Latency} = 3$
- 16. Random Column Write (Page within same Bank)
 - 16.1 $\overline{\text{CAS}}$ Latency = 2
 - $16.2 \overline{\text{CAS}} \text{ Latency} = 3$
- 17. Random Row Read (Interleaving Banks) with Precharge
 - $17.1 \overline{\text{CAS}} \text{ Latency} = 2$
 - $17.2 \overline{\text{CAS}} \text{ Latency} = 3$
- 18. Random Row Write (Interleaving Banks) with Precharge
 - 18.1 \overline{CAS} Latency = 2
 - $18.2 \overline{\text{CAS}} \text{ Latency} = 3$
- 19. Precharge Termination of a Burst
- 20. Deep Power Down Mode
 - 20.1 Deep Power Down Mode Entry
 - 20.2 Deep Power Down Mode Exit



1. Bank Activate Command Cycle




2. Burst Read Operation






3. Read Interrupted by a Read




4. Read to Write Intrerval

4.1 Read to Write Interval






4 2. Minimum Read to Write Interval




4. 3. Non-Minimum Read to Write Interval






5. Burst Write Operation






6. Write and Read Interrupt

6.1 Write Interrupted by a Write




6.2 Write Interrupted by a Read






7. Burst Write and Read with Auto Precharge

7.1 Burst Write with Auto-Precharge




7.2 Burst Read with Auto-Precharge






8. AC Parameters

8.1 AC Parameters for a Write Timing






8.2 AC Parameters for a Read Timing






9. Mode Register Set






10. Power on Sequence and Auto Refresh (CBR)






11. Clock Suspension (Using CKE)

11.1 Clock Suspension During Burst Read CAS Latency = 2






11.2 Clock Suspension During Burst Read CAS Latency = 3






11.3 Clock Suspension During Burst Write CAS Latency = 2






11.4 Clock Suspension During Burst Write CAS Latency = 3






12. Power Down Mode and Clock Suspend






13. Self Refresh (Entry and Exit)






14. Auto Refresh (CBR)






15. Random Column Read (Page within same Bank)











16. Random Column write (Page within same Bank)











17. Random Row Read (Interleaving Banks) with Precharge











18. Random Row Write (Interleaving Banks) with Precharge











19. Precharge termination of a Burst





20. Deep Power Down Mode

20.1 Deep Power Down Mode Entry





20. Deep Power Down Mode

20.2 Deep Power Down Exit

The deep power down mode is exited by asserting CKE high. After the exit, the following sequence is needed to enter a new command:

- 1. Maintain NOP input conditions for a minimum of 200 μs
- 2. Issue precharge commands for all banks of the device
- 3. Issue eight or more autorefresh commands
- 4. Issue a mode register set command to initialize the mode register
- 5. Issue an extended mode register set command to initialize the extende mode register

