

3.3V CMOS Static RAM for Automotive Applications 1 Meg (64K x 16-Bit)

IDT71V016SA

Features

- 64K x 16 advanced high-speed CMOS Static RAM
- Equal access and cycle times
 - Automotive: 12/15/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly LVTTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Single 3.3V power supply
- Available in 44-pin Plastic SOJ, 44-pin TSOP, and 48-Ball Plastic FBGA packages


Description

The IDT71V016 is a 1,048,576-bit high-speed Static RAM organized as $64K \times 16$. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs and automotive applications.

The IDT71V016 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V016 are LVTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71V016 is packaged in a JEDEC standard 44-pin Plastic SOJ, a 44-pin TSOP Type II, and a 48-ball plastic 7 x 7 mm FBGA.

Functional Block Diagram




6818 drw 01

DECEMBER 2004


DSC-6818/00

©2004 Integrated Device Technology, Inc.

Pin Configurations



SOJ/TSOP Top View 6818 drw 02



FBGA (BF48-1) Top View

Pin Description

Truth Table⁽¹⁾

<u>cs</u>	ŌĒ	WE	BLE	BHE	I/O ₀ -I/O ₇	I/O8-I/O15	Function
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected – Standby
L	L	Н	L	Н	DATAout	High-Z	Low Byte Read
L	L	Н	Н	L	High-Z	DATAout	High Byte Read
L	L	Н	L	L	DATAout	DATAout	Word Read
L	Х	L	L	L	DATAIN	DATAIN	Word Write
L	Х	L	L	Н	DATAIN	High-Z	Low Byte Write
L	Х	L	Н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	Х	Х	High-Z	High-Z	Outputs Disabled
L	Х	Х	Н	Н	High-Z	High-Z	Outputs Disabled

NOTE:

1. $H = V_{IH}, L = V_{IL}, X = Don't care.$

6818 tbl 02

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Value	Unit
VDD	Supply Voltage Relative to Vss	-0.5 to +4.6	V
Vin, Vout	Terminal Voltage Relative to Vss	-0.5 to VDD+0.5	V
TBIAS	Temperature Under Bias -55 to +125		°C
TJ	Junction Temperature Page	-40 to +150	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.25	W
Іоит	DC Output Current	50	mA

NOTE: 6818 tbl 03

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.

Capacitance

(TA = +25°C, f = 1.0MHz, SOJ/TSOP package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit	
CIN	Input Capacitance	VIN = 3dV	6	pF	
Cvo	I/O Capacitance	Vout = 3dV	7	pF	

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	V DD		
Automotive Grade 1	-40°C to +125°C	0V	See Below		
Automotive Grade 2	-40°C to +105°C	0V	See Below		
Automotive Grade 3	-40°C to +85°C	0V	See Below		
Automotive Grade 4	0°C to +70°C	0V	See Below		

6818 tbl 04


Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	٧
VIH	Input High Voltage	2.0	_	V _{DD} +0.3 ⁽¹⁾	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	٧

NOTE: 6818 tbl 05

 Refer to maximum overshoot/undershoot diagram below. The measured voltage at device pin should not exceed half sinusoidal wave with 2V peak and half period of 2ns.

Maximum Overshoot/Undershoot



DC Electrical Characteristics

(VDD = Min. to Max., Automotive Temperature Ranges)

			Automotive	IDT71V		
Symbol	Parameter	Test Conditions	Temperature Grade	Min.	Max.	Unit
lled	hout belong Count		1 and 2	_	5	
ILI	u Input Leakage Current	VDD = Max., VIN = VSS to VDD	3 and 4	_	1	μA
DI	Ordered Landson Comment	Mary OO May May May to May	1 and 2	_	5	0
llo	Output Leakage Current	$V_{DD} = Max.$, $\overline{CS} = V_{IH}$, $V_{OUT} = V_{SS}$ to V_{DD}	3 and 4	_	1	μA
Vol	Output Low Voltage	Iol = 8mA, Vdd = Min.		_	0.4	V
Vон	Output High Voltage	Юн = -4mA, VDD = Min.		2.4	_	V

6818 tbl 07

DC Electrical Characteristics(1,2)

(VDD = Min. to Max., VLC = 0.2V, VHC = VDD - 0.2V, Automotive Temperature Ranges)

		71V016SA12			71V016SA15 Automotive Grade			71V016SA20 Automotive Grade			Unit	
Compleal	Parameter		Automotive Grade									
Symbol			1	2	3 and 4	1	2	3 and 4	1	2	3 and 4	
laa	Icc Dynamic Operating Current $\overline{CS} \leq VLC$, Outputs Open, $VDD = Max.$, $f = f_{MAX}^{(3)}$	Max.	110	100	90	80	80	80	80	80	80	A
ICC		Typ. ⁽⁴⁾	75	75	75	70	70	70	70	70	70	mA
Isb			45	45	35	35	35	30	30	30	30	mA
ISB1	Full Standby Power Supply Current (static) $\overline{\text{CS}} \geq \text{VHc, Outputs Open, Vdd} = \text{Max., f} = 0^{(3)}$		5	5	2	5	5	2	5	5	2	mA

NOTES:

6818 tbl 8

- 1. All values are maximum guaranteed values.
- 2. All inputs switch between 0.2V (Low) and VDD 0.2V (High).
- 3. $f_{MAX} = 1/t_{RC}$ (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.
- 4. Typical values are measured at 3.3V, 25°C and with equal read and write cycles. These parameter is guaranteed by device characterization but is not production tested.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figure 1, 2 and 3

6818 tbl 09

AC Test Loads




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)


AC Electrical Characteristics (VDD = Min. to Max., Automotive Temperature Ranges)

			16SA12		16SA15	71V01		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	12	_	15		20	_	ns
taa	Address Access Time		12		15		20	ns
tacs	Chip Select Access Time		12		15		20	ns
tclz ^(1,2)	Chip Select Low to Output in Low-Z	4		5		5		ns
tchz ^(1,2)	Chip Select High to Output in High-Z		6		6	_	8	ns
toe	Output Enable Low to Output Valid		6		6	_	8	ns
toLz ^(1,2)	Output Enable Low to Output in Low-Z	1	_	1		1	_	ns
toHz ^(1,2)	Output Enable High to Output in High-Z		6		6		8	ns
tон	Output Hold from Address Change	4	_	4	_	4	_	ns
tBE	Byte Enable Low to Output Valid	_	6	_	6		8	ns
tBLZ ^(1,2)	Byte Enable Low to Output in Low-Z	1		1		1		ns
tBHZ ^(1,2)	Byte Enable High to Output in High-Z		6		6		8	ns
tpu ⁽³⁾	Chip Select Low toPower Up	0		0		0		ns
tPD ⁽³⁾	Chip Select High to Power Down		12		15		20	ns
WRITE CYCLE	E	•	!		!	•		•
twc	Write Cycle Time	12	_	15		20	_	ns
taw	Address Valid to End of Write	8		10		12	_	ns
tcw	Chip Select Low to End of Write	8		10		12		ns
tBW	Byte Enable Low to End of Write	9		10		12		ns
tas	Address Set-up Time	0		0		0		ns
twr	Address Hold from End of Write	0		0		0		ns
twp	Write Pulse Width	8		10		12		ns
tow	Data Valid to End of Write	6		8		9		ns
tон	Data Hold Time	0		0		0		ns
tow ^(1,2)	Write Enable High to Output in Low-Z	3	_	3		3	_	ns
twhz ^(1,2)	Write Enable Low to Output in High-Z		6		6		8	ns

NOTES: 6818 tbl 10

- 1. At any given temperature and voltage condition, tCHZ is less than tCLZ, tOHZ is less than tOLZ, and tWHZ is less than tOW for any given device.
- 2. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.
- 3. This parameter is guaranteed by design and not production tested.


Timing Waveform of Read Cycle No. 1(1,2,3)



- WE is HIGH for Read Cycle.
- 2. Device is continuously selected, \overline{CS} is LOW.
- 3. \overline{OE} , \overline{BHE} , and \overline{BLE} are LOW.

6818 drw 06


Timing Waveform of Read Cycle No. 2⁽¹⁾



NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Address must be valid prior to or coincident with the later of \overline{CS} , \overline{BHE} , or \overline{BLE} transition LOW; otherwise tAA is the limiting parameter.
- 3. Transition is measured ±200mV from steady state.


Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)




NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
- 2. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, twp must be greater than or equal to twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the ČSLOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,4)




Timing Waveform of Write Cycle No. 3 (BHE, BLE Controlled Timing)(1,4)



NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} , LOW \overline{BHE} or \overline{BLE} , and a LOW \overline{WE} .
- 2. \overline{OE} is continuously \overline{HIGH} . If during a \overline{WE} controlled write cycle \overline{OE} is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CSLOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- $5. \quad Transition is \, measured \, \pm 200 mV \, from \, steady \, state.$

Ordering Information



Datasheet Document History

Description <u>Rev</u> <u>Date</u> <u>Page</u> 0 12/17/04 p. 1-8 Released Automotive datasheet



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775

www.idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

for Tech Support: ipchelp@idt.com 800-345-7015