

512K x 8 SRAM MODULE

SYS8512FKX-70/85/10/12

Issue 5.0: November 1999

Description

The SYS8512FKX is plastic 4M Static RAM Module housed in a standard 32 pin Dual-In-Line package organised as 512K x 8. The module utilises fast SRAMs housed in TSOP packages, and uses double sided surface mount techniques, buried decoder and dual board construction to achieve a very high density module.


The module has Chip Select, Write Enable and Output Enable control inputs; the Output Enable pin allows faster access times than address access during a Read Cycle.

Features

- Access Times of 70/85/100/120 ns.
- Low seated height
- 32 Pin 0.6" Dual-In-Line package with JEDEC compatible pinout.
- 5 Volt Supply ± 10%.
- Low Power Dissipation:

Average (min cycle) 605mW (maximum). Standby (CMOS) 44mW (maximum).

- · Completely Static Operation.
- · Equal Access and Cycle Times.
- All Inputs and Outputs Directly TTL Compatible.
- On-board Supply Decoupling Capacitors.



Pin Definition A18 32 VCC A16 31 A15 A14 30 3 A17 A12 29 WE 28 Α7 5 A13 A6 27 6 8A A5 26 Α9 A4 25 8 A11 А3 9 24 OE 23 A2 10 A10 Α1 22 11 CS Α0 12 21 D7 DΩ 20 13 D6 D1 19 14 D5 D2 15 18 D4 GND □ D3 **Pin Functions** Address Inputs A0 - A18 Data Input/Output D0 - D7 Chip Select Input CS Read/Write Input WE OE Output Enable Input Power (+5V) V_{cc} Ground **GND**

ISSUE 5.0 November 1999 SYS8512FKX-70/85/10/12

DC OPERATING CONDITIONS

Absolute Maximum Ratings (1)

Parameter	Symbol	min	typ	max	unit
Voltage on any pin relative to $V_{\rm ss}$	V_{T}	-0.3V	-	+7	V
Power Dissipation	P_{\scriptscriptstyleT}	-	1	-	W
Storage Temperature	$T_{\mathtt{STG}}$	-55	-	+150	∘C

Notes:

(2) $V_{\rm r}$ can be -3.5V pulse of less than 20ns.

Recommended Operating Conditions								
Parameter	Symbol	min	typ	max	unit			
Supply Voltage	V _{cc}	4.5	5.0	5.5	V			
Input High Voltage	$V_{_{\mathrm{IH}}}$	2.2	-	Vcc + 0.3	V			
Input Low Voltage	$V_{_{\rm IL}}$	-0.3	-	8.0	V			
Operating Temperature	T_{A}	0	-	70	°C			
	T_{AI}	-40	-	85	°C (I)			

DC Electrical Characteristics (V _C	=5\/+	10%) TA 0 to 70°C				
20 Zioti Gai Giardo i	2-01-	17.00				
Parameter S	Symbo	l Test Condition	min	typ(2)	max	Unit
I/P Leakage Current A0~A16, OE	I _{LI1}	0V - V _{IN} - V _{CC}	-	-	±8	μΑ
Output Leakage Current D0~D7	I _{LO}	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{I/O}} = \text{GND to } V_{\text{CC}}$	-	-	±8	μA
Operating Supply Current	I _{cc}	$\overline{\text{CS}} = V_{\text{IL}}, I_{\text{I/O}} = 0\text{mA}, V_{\text{IL}} - V_{\text{IN}} - V_{\text{CC}} - 2.1V$	-	16	45	mΑ
Average Supply Current TTL levels	I _{CC1}	Min. Cycle, $\overline{CS} = V_{IL}$, $V_{IN} = V_{IL}/V_{CC}$ -2.1V	-	70	110	mA
CMOS levels	I _{CC2}	Min. Cycle, $\overline{\text{CS}}$ - 0.2V, $V_{IN} = 0.2 \text{V/V}_{CC}$ -0.2V	-	24	40	mA
Standby Supply Current TTL levels	I _{SB}	$\overline{\text{CS}}$,A17-A18 = V_{CC} -2.1V, V_{IL} - V_{IN} - V_{CC} -2.1V	-	5	12	mΑ
CMOS levels	I _{SB1}	$\overline{\text{CS}}$,A17-A18 = V_{CC} -0.2V, 0.2 - V_{IN} - V_{CC} -0.2V	_	0.2	8	mΑ
-L Part	I _{SB2}	As above	-	10	500	μΑ
Output Voltage	V _{OL}	I _{OL} = 2.1mA	-	-	0.4	V
	V	I _{OH} = -1.0mA	2.4	-	-	V

Typical values are at $V_{\rm CC}$ =5.0V, $T_{\rm A}$ =25°C and specified loading.

⁽¹⁾ Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SYS8512FKX-70/85/10/12 ISSUE 5.0 November 1999

Capacitance $(V_{CC}=5V\pm10\%, T_A=25)$	Note: Capacitano	d, not measured.		
Parameter	Symbol	Test Condition	max	Unit
Input Capacitance (CS, A17, A18)	C _{IN1}	$V_{IN} = 0V$	10	pF
I/P Capacitance (other)	$C_{_{\rm IN2}}$	$V_{IN} = 0V$	40	pF
I/O Capacitance	C _{I/O}	$V_{I/O} = 0V$	40	pF

Operation Truth Table

<u>cs</u>	ŌĒ	WE	DATA PINS	SUPPLY CURRENT	MODE
Н	Х	Х	High Impedance	I _{SB1} , I _{SB2}	Standby
L	L	Н	Data Out	I _{CC1} , I _{CC2}	Read
L	L	L	Data In	I _{CC1} , I _{CC2}	Write
L	Н	L	Data In	I _{CC1} , I _{CC2}	Write

Notes: $H = V_{IH}$: $L = V_{IL}$: $X = V_{IH}$ or V_{IL}

Low V_{cc} Data Retention Characteristics - L Version Only

		-L Part							
Parameter	Symbol	Test Condition	min	<i>typ</i> ⁽¹⁾	max				
V _{cc} for Data Retention	$V_{_{\mathrm{DR}}}$	CS - V _{cc} -0.2V	2.0	-	-				
Data Retention Current		$V_{cc} = 3.0V, \overline{CS} = V_{cc}-0.2V$							
	I _{CCDR2}	$T_{OP} = 0C$ to $70C$	-	9	230		μΑ		
	I _{CCDR3}	$T_{OP} = T_{AI}$	-	-	310		μΑ		
Chip Deselect to									
Data Retention Time	t _{CDR}	See Retention Waveform	0	-	-	0	-	-	ns
Operation Recovery Time	t_R	See Retention Waveform	5	-	-	0	-	-	ms

Notes (1) Typical figures are measured at 25°C.

(2) This parameter is guaranteed not tested.

AC Test Conditions

Output Load

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: see diagram
- $^*V_{cc}$ =5V±10%

ISSUE 5.0 November 1999 SYS8512FKX-70/85/10/12

AC OPERATING CONDITIONS


Read Cycle										
		-/		-70 -8		-85 -:		10 -		
Parameter	Symb	bol min	max	min	max	min	max	min	max	Unit
Read Cycle Time	\mathbf{t}_{RC}	70	-	85	-	100	-	120	-	ns
Address Access Time	\mathbf{t}_{AA}	-	70	-	85	-	100	-	120	ns
Chip Select Access Time	\mathbf{t}_{ACS}	-	70	-	85	-	100	-	120	ns
Output Enable to Output Valid	\mathbf{t}_{OE}	-	50	-	55	-	60	-	70	ns
Output Hold from Address Change	\mathbf{t}_{OH}	10	-	10	-	10	-	10	-	ns
Chip Selection to Output in Low Z	$\mathbf{t}_{\scriptscriptstyle{\text{CLZ}}}$	10	-	10	-	10	-	10	-	ns
Output Enable to Output in Low Z	t_{OLZ}	5	-	5	-	5	-	5	-	ns
Chip Deselection to O/P in High Z	\mathbf{t}_{CHZ}	0	25	0	30	0	35	0	45	ns
Output Disable to Output in High ${\sf Z}$	\mathbf{t}_{OHZ}	0	25	0	30	0	35	0	45	ns

Notes. (1) t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Write Cycle										
		-70		<i>-85</i>		-10		-12		
Parameter	Sym	min	max	min	max	min	max	min	max	Unit
Write Cycle Time	t_{wc}	70	-	85	-	100	-	120	-	ns
Chip Selection to End of Write	t_{cw}	60	-	80	-	90	-	100	-	ns
Address Valid to End of Write	t_{AW}	60	-	80	-	90	-	100	-	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	0	-	ns
Write Pulse Width	t_{WP}	55	-	65	-	75	-	85	-	ns
Write Recovery Time	\mathbf{t}_{WR}	5	-	5	-	10	-	10	-	ns
Write to Output in High Z	$t_{WHZ}^{(11)}$	0	25	0	30	0	35	0	40	ns
Data to Write Time Overlap	$t_{\scriptscriptstyle DW}$	30	-	35	-	40	-	45	-	ns
Data Hold from Write Time	t_{\scriptscriptstyleDH}	0	-	0	-	0	-	0	-	ns
Output active from end of write	t _{ow} (10)	5	-	5	-	5	-	5	-	ns

SYS8512FKX-70/85/10/12 ISSUE 5.0 November 1999


Read Cycle Timing Waveform (1,2)



Notes (1) WE is High for Read Cycle.


(2) t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Write Cycle No.1 Timing Waveform



ISSUE 5.0 November 1999 SYS8512FKX-70/85/10/12


Write Cycle No.2 Timing Waveform



AC Characteristics Notes


- (1) A write occurs during the overlap $(t_{\mbox{\tiny WP}})$ of a low CS and a low WE.
- (2) t_{CW} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- (3) t_{AS} is measured from the address valid to the beginning of write.
- (4) t_{WR} is measured from the earliest of \overline{CS} or \overline{WE} going high to the end of write.
- (5) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (6) If CS goes low simultaneously with WE going low or after WE going low, outputs remain in a high impedance state.
- (7) D_{OLIT} is in the same phase as written data of this write cycle.
- (8) D_{OUT} is the read data of next address.
- (9) If CS is low during this period, I/O pins are in the output state, and inputs out of phase must not be applied to I/O pins.
- (10) This parameter is sampled and not 100% tested.
- (11) t_{whz} is defined as the time at which the outputs achieve open circuit conditions and is not referenced to output voltage levels. This parameter is sampled and not 100% tested.

Data Retention Waveform




SYS8512FKX-70/85/10/12 ISSUE 5.0 November 1999

Package Information



Dimensions in mm

Ordering Information



Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantability or fitness for a particular purpose.

Our Products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express approval of a company director.