**User's Manual** 

# NEC

# V850ES/KF1

# **32-bit Single-Chip Microcontrollers**

# Hardware

μ <b>PD703208</b>
μPD703208(A)
μPD703208(A1)
μPD703208(A2)
μ <b>ΡD703208</b> Υ
μPD703208Y(A)
μPD703208Y(A1)
μPD703208Y(A2)
μ <b>ΡD703209</b>
μPD703209(A)
μPD703209(A1)
μPD703209(A2)
μ <b>ΡD703209</b> Υ
μPD703209Y(A)
μPD703209Y(A1)
μPD703209Y(A2)

μPD703210 μPD703210(A) μPD703210(A1) μPD703210(A2) μPD703210Y μPD703210Y(A) μPD703210Y(A1) μPD703210Y(A2) μPD703211 μPD703211Y μPD70F3210 μPD70F3210(A) μPD70F3210Y μPD70F3210Y(A) μPD70F3210H μPD70F3210HY μPD70F3210HY μPD70F3211H

Document No. U16891EJ2V0UD00 (2nd edition) Date Published September 2006 N CP(K)

© NEC Electronics Corporation 2004 Printed in Japan [MEMO]

#### **1** VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN).

# ② HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

## **③** PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

#### **④** STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### **5** POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

#### **(6)** INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Caution: µPD70F3210H, 70F3210HY, 70F3211H, and 70F3211HY use SuperFlash<sup>®</sup> technology licensed from Silicon Storage Technology, Inc.

IECUBE is a registered trademark of NEC Electronics Corporation in Japan and Germany. MINICUBE is a registered trademark of NEC Electronics Corporation in Japan and Germany or a trademark in the United States of America.

EEPROM is a trademark of NEC Electronics Corporation.

Windows and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of April, 2006. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of a customer's equipment shall be done under the full
  responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
  customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1

## PREFACE

Readers		ign application system	o wish to understand the functions of the ns using these products.
	Standard products:	•	8Y, 703209, 703209Y, 703210, 703210Y, 70F3210, 70F3210H, 70F3210HY, 70F3210Y, HY
	Special products:	703210Y(A), 70F321 703209(A1), 703209	208Y(A), 703209(A), 703209Y(A), 703210(A), 0(A), 70F3210Y(A), 703208(A1), 703208Y(A1), Y(A1), 703210(A1), 703210Y(A1), 703208(A2), 9(A2), 703209Y(A2), 703210(A2), 703210Y(A2)
Purpose	This manual is intend V850ES/KF1 shown ir		inderstanding of the hardware functions of the elow.
Organization	This manual is divided Architecture User's I	•	Iware (this manual) and Architecture (V850ES
	Hardware	]	Architecture
	Pin functions		Data types
	<ul> <li>CPU function</li> </ul>		Register set
	On-chip peripheral f	functions	<ul> <li>Instruction format and instruction set</li> </ul>

- Interrupts and exceptions
- Pipeline operation

How to Read This Manual It is assumed that the readers of this manual have general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

Flash memory programming

• Electrical specifications

- Cautions 1. The application examples in this manual apply to "standard" quality grade products for general electronic systems. When using an example in this manual for an application that requires a "special" quality grade product, thoroughly evaluate the component and circuit to be actually used to see if they satisfy the special quality grade.
  - 2. When using this manual as a manual for a special grade product, read the part numbers as follows.

μPD703208	$\rightarrow$	μPD703208(A), 703208(A1), 703208(A2)
μPD703208Y	$\rightarrow$	μPD703208Y(A), 703208Y(A1), 703208Y(A2)
μPD703209	$\rightarrow$	μPD703209(A), 703209(A1), 703209(A2)
μPD703209Y	$\rightarrow$	μPD703209Y(A), 703209Y(A1), 703209Y(A2)
μPD703210	$\rightarrow$	μPD703210(A), 703210(A1), 703210(A2)
μPD703210Y	$\rightarrow$	μPD703210Y(A), 703210Y(A1), 703210Y(A2)
μPD70F3210	$\rightarrow$	μPD70F3210(A)
µPD70F3210Y	$\rightarrow$	μPD70F3210Y(A)

To find the details of a register where the name is known

 $\rightarrow$  Refer to **APPENDIX C REGISTER INDEX**.

To understand the details of an instruction function

 $\rightarrow$  Refer to the V850ES Architecture User's Manual.

Register format

→ The name of the bit whose number is in angle brackets (<>) in the figure of the register format of each register is defined as a reserved word in the device file.

To understand the overall functions of the V850ES/KF1

 $\rightarrow$  Read this manual according to the **CONTENTS**.

To know the electrical specifications of the V850ES/KF1

 $\rightarrow$  Refer to CHAPTER 28 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE-POWER FLASH MEMORY VERSION), CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION) OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS), CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS), and CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS).

In this manual, "yyy bit of xxx register" is expressed as "xxx.yyy bit". Note however, that even if "xxx.yyy" is described in a program, the compiler/assembler cannot correctly recognize it.

The mark <R> shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

Data significance:	Higher digits on the left and lower digits on the right
Active low representation	: xxx (overscore over pin or signal name)
Memory map address:	Higher addresses on the top and lower addresses on the bottom
Note:	Footnote for item marked with Note in the text
Caution:	Information requiring particular attention
Remark:	Supplementary information
Numeric representation:	Binary xxxx or xxxxB
	Decimal xxxx
	Hexadecimal xxxxH
Prefix indicating power of	2 (address space, memory capacity):
	K (kilo): $2^{10} = 1,024$
	M (mega): 2 <sup>20</sup> = 1,024 <sup>2</sup>
	G (giga): $2^{30} = 1,024^{3}$
	Active low representation Memory map address: <b>Note:</b> <b>Caution:</b> <b>Remark:</b> Numeric representation:

# **Related Documents**

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

# Documents related to V850ES/KF1

Document Name	Document No.
V850ES Architecture User's Manual	U15943E
V850ES/KF1 Hardware User's Manual	This manual

## Documents related to development tools (user's manuals)

Document Name	Document No.	
IE-V850ES-G1 (In-Circuit Emulator)	U16313E	
IE-703217-G1-EM1 (In-Circuit Emulator Option	n Board)	U16594E
QB-V850MINI (On-Chip Debug Emulator)		U17638E
QB-V850ESKX1H (In-Circuit Emulator)		U17214E
CA850 Ver. 3.00 C Compiler Package	Operation	U17293E
	C Language	U17291E
	Assembly Language	U17292E
	Link Directives	U17294E
PM+ Ver. 6.00 Project Manager		U17178E
ID850 Ver. 3.00 Integrated Debugger	Operation	U17358E
ID850QB Ver. 3.10 Integrated Debugger	Operation	U17435E
SM850 Ver. 2.50 System Simulator	Operation	U16218E
SM850 Ver. 2.00 or Later System Simulator	External Part User Open Interface Specification	U14873E
RX850 Ver. 3.20 Real-Time OS	Basics	U13430E
	Installation	U13410E
	Technical	U13431E
	Task Debugger	U17420E
RX850 Pro Ver. 3.20 Real-Time OS	Basics	U13773E
	Installation	U13774E
	Technical	U13772E
	Task Debugger	U17422E
RD850 Ver. 3.01 Task Debugger		U13737E
RD850 Pro Ver. 3.01 Task Debugger	U13916E	
AZ850 Ver. 3.30 System Performance Analyze	er	U17423E
PG-FP3 Flash Memory Programmer	U13502E	
PG-FP4 Flash Memory Programmer		U15260E

# CONTENTS

CHAPT	ER 1 INTRODUCTION	
1.1	K1 Series Product Lineup	
	1.1.1 V850ES/Kx1+, V850ES/Kx1 products lineup	
	1.1.2 78K0/Kx1+, 78K0/Kx1 products lineup	21
1.2	Features	
1.3	Applications	
1.4	Ordering Information	
1.5	Pin Configuration (Top View)	
1.6	Function Block Configuration	
1.7	Overview of Functions	37
CHAPT	ER 2 PIN FUNCTIONS	
2.1	List of Pin Functions	
2.2	Pin Status	
2.3	Pin I/O Circuits and Recommended Connection of Unused Pins	45
2.4	Pin I/O Circuits	47
СНАРТ	ER 3 CPU FUNCTIONS	
3.1	Features	
3.2	CPU Register Set	
0.2	3.2.1 Program register set	
	3.2.2 System register set	
3.3	Operating Modes	
3.4	Address Space	
	3.4.1 CPU address space	
	3.4.2 Wraparound of CPU address space	
	3.4.3 Memory map	61
	3.4.4 Areas	63
	3.4.5 Recommended use of address space	68
	3.4.6 Peripheral I/O registers	71
	3.4.7 Special registers	79
	3.4.8 Cautions	82
CHAPT	ER 4 PORT FUNCTIONS	86
4.1	Features	
4.2	Basic Port Configuration	
4.3	Port Configuration	
	4.3.1 Port 0	
	4.3.2 Port 3	95
	4.3.3 Port 4	100
	4.3.4 Port 5	102
	4.3.5 Port 7	105
	4.3.6 Port 9	106
	4.3.7 Port CM	112
	4.3.8 Port CS	114

	4.3.9	Port CT	115	
	4.3.10	Port DL	117	
4.4	Block	Diagrams	120	
4.5	Port Register Setting When Alternate Function Is Used			
4.6	Cautio	ons	149	
	4.6.1	Cautions on bit manipulation instruction for port n register (Pn)	149	
	4.6.2	Hysteresis characteristics	150	
СНАРТІ	ER 5 E	BUS CONTROL FUNCTION	151	
5.1	Featu	es		
5.2	Bus C	ontrol Pins	152	
	5.2.1	Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed	152	
	5.2.2	Pin status in each operation mode		
5.3	Memo	ry Block Function		
	5.3.1	Chip select control function	154	
5.4	Bus A	ccess	155	
	5.4.1	Number of clocks for access	155	
	5.4.2	Bus size setting function	155	
	5.4.3	Access by bus size	156	
5.5	Wait F	unction	163	
	5.5.1	Programmable wait function		
	5.5.2	External wait function		
	5.5.3	Relationship between programmable wait and external wait		
	5.5.4	Programmable address wait function	165	
5.6	Idle St	ate Insertion Function	166	
5.7	Bus H	old Function	167	
	5.7.1	Functional outline	167	
	5.7.2	Bus hold procedure		
	5.7.3	Operation in power save mode	168	
5.8	Bus P	riority	169	
5.9	Bus T	ming	170	
5.10	Cautions			
CHAPTI		CLOCK GENERATION FUNCTION		
6.1		iew		
6.2	-	juration		
6.3	Regist	iers	177	
6.4	Opera	tion	181	
	6.4.1	Operation of each clock	181	
	6.4.2	Clock output function	181	
	6.4.3	External clock input function		
6.5	PLL F	unction	182	
	6.5.1	Overview	182	
	6.5.2	Register	182	
	6.5.3	Usage	183	
СНАРТІ	ER 7 1	6-BIT TIMER/EVENT COUNTER P (TMP)	184	
7.1	Overv	iew		

7.2	Funct	ions	184
7.3	Config	guration	185
7.4	Regis	ters	187
7.5	Opera	tion	198
	7.5.1	Interval timer mode (TP0MD2 to TP0MD0 bits = 000)	199
	7.5.2	External event count mode (TP0MD2 to TP0MD0 bits = 001)	209
	7.5.3	External trigger pulse output mode (TP0MD2 to TP0MD0 bits = 010)	217
	7.5.4	One-shot pulse output mode (TP0MD2 to TP0MD0 bits = 011)	229
	7.5.5	PWM output mode (TP0MD2 to TP0MD0 bits = 100)	236
	7.5.6	Free-running timer mode (TP0MD2 to TP0MD0 bits = 101)	245
	7.5.7	Pulse width measurement mode (TP0MD2 to TP0MD0 bits = 110)	
	7.5.8	Timer output operations	
7.6	Elimir	nating Noise on Capture Trigger Input Pin (TIP0a)	269
7.7	Cautio	ons	271
СНАРТ	ER 8 1	16-BIT TIMER/EVENT COUNTER 0	272
8.1	Funct	ions	272
8.2	Config	guration	273
8.3	Regis	ters	278
8.4	Opera	tion	285
	8.4.1	Interval timer operation	285
	8.4.2	Square wave output operation	
	8.4.3	External event counter operation	291
	8.4.4	Operation in clear & start mode entered by TI0n0 pin valid edge input	294
	8.4.5	Free-running timer operation	
	8.4.6	PPG output operation	
	8.4.7	One-shot pulse output operation	319
	8.4.8	Pulse width measurement operation	
8.5	Specia	al Use of TM0n	
	8.5.1	Rewriting CR0n1 register during TM0n operation	
	8.5.2	Setting LVS0n and LVR0n bits	
8.6	Cautio	ons	334
СНАРТ	ER 9 8	B-BIT TIMER/EVENT COUNTER 5	341
9.1	Funct	ions	341
9.2	Config	guration	
9.3	Regis	ters	345
9.4	Opera	tion	348
	9.4.1	Operation as interval timer	348
	9.4.2	Operation as external event counter	350
	9.4.3	Square-wave output operation	351
	9.4.4	8-bit PWM output operation	353
	9.4.5	Operation as interval timer (16 bits)	356
	9.4.6	Operation as external event counter (16 bits)	358
	9.4.7	Square-wave output operation (16-bit resolution)	359
	9.4.8	Cautions	
CHAPT	ER 10	8-BIT TIMER H	

10.1	Functions	
10.2	Configuration	
10.3	Registers	
10.4	Operation	
	10.4.1 Operation as interval timer/square wave output	
	10.4.2 PWM output mode operation	
	10.4.3 Carrier generator mode operation	
	ER 11 INTERVAL TIMER, WATCH TIMER	
11.1	Interval Timer BRG	
	11.1.1 Functions	
	11.1.2 Configuration	
	11.1.3 Registers	
	11.1.4 Operation	
11.2	Watch Timer	
	11.2.1 Functions	
	11.2.2 Configuration	
	11.2.3 Registers	
	11.2.4 Operation	
11.3	Cautions	
СНАРТ	ER 12 WATCHDOG TIMER FUNCTIONS	395
12.1	Watchdog Timer 1	
	12.1.1 Functions	
	12.1.2 Configuration	
	12.1.3 Registers	
	12.1.4 Operation	
12.2	Watchdog Timer 2	401
	12.2.1 Functions	401
	12.2.2 Configuration	402
	12.2.3 Registers	402
	12.2.4 Operation	404
CHAPTE	ER 13 REAL-TIME OUTPUT FUNCTION (RTO)	405
13.1	Function	405
13.2	Configuration	406
13.3	Registers	407
13.4	Operation	409
13.5	Usage	
13.6	Cautions	410
13.7	Security Function	
СНАРТИ	ER 14 A/D CONVERTER	413
14.1	Function	413
14.2	Configuration	414
14.3	Registers	416
14.4	Operation	423
	14.4.1 Basic operation	423

	14.4.2	A/D conversion operation	424
	14.4.3	Power fail monitoring function	424
	14.4.4	Setting procedure	425
14.5	Cautio	ons	426
14.6	How t	o Read A/D Converter Characteristics Table	432
CHAPTE	ER 15	ASYNCHRONOUS SERIAL INTERFACE (UART)	436
15.1	Featu	res	436
15.2	Config	guration	437
15.3	Regist	ters	439
15.4	Interru	upt Requests	445
15.5	Opera	tion	446
	15.5.1	Data format	446
	15.5.2	Transmit operation	447
	15.5.3	Continuous transmission operation	449
	15.5.4	Receive operation	
	15.5.5	Reception error	454
	15.5.6	Parity types and corresponding operation	
	15.5.7	Receive data noise filter	457
15.6	Dedic	ated Baud Rate Generator n (BRGn)	458
	15.6.1	Baud rate generator n (BRGn) configuration	458
	15.6.2	Serial clock generation	
	15.6.3	Baud rate setting example	462
	15.6.4	Allowable baud rate range during reception	463
	15.6.5	Transfer rate during continuous transmission	
15.7	Cautio	ons	465
СНАРТЕ	ER 16	CLOCKED SERIAL INTERFACE 0 (CSI0)	
16.1	Featu	res	466
16.2	Config	guration	467
16.3	Regis	ters	470
16.4	Opera	tion	479
	16.4.1	Transmission/reception completion interrupt request signal (INTCSI0n)	479
	16.4.2	Single transfer mode	
	16.4.3	Continuous transfer mode	
16.5	Outpu	t Pins	492
СНАРТЕ	ER 17	CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC	
		TRANSMIT/RECEIVE FUNCTION	
17.1		ions	
17.2		guration	
17.3	-	ters	
17.4	•	tion	
		3-wire serial I/O mode	
	17.4.2	3-wire serial I/O mode with automatic transmit/receive function	508
СНАРТЕ	ER 18	I <sup>2</sup> C BUS	
18.1	Featu	res	524
	-		

18.2	Configuration	527		
18.3	Registers			
18.4	Functions	543		
	18.4.1 Pin configuration	543		
18.5	I <sup>2</sup> C Bus Definitions and Control Methods			
	18.5.1 Start condition	544		
	18.5.2 Addresses	545		
	18.5.3 Transfer direction specification	546		
	18.5.4 ACK	547		
	18.5.5 Stop condition	548		
	18.5.6 Wait state	549		
	18.5.7 Wait state cancellation method	551		
18.6	I <sup>2</sup> C Interrupt Request Signals (INTIIC0)	552		
	18.6.1 Master device operation	553		
	18.6.2 Slave device operation (when receiving slave address data (address match))	556		
	18.6.3 Slave device operation (when receiving extension code)	560		
	18.6.4 Operation without communication	564		
	18.6.5 Arbitration loss operation (operation as slave after arbitration loss)	565		
	18.6.6 Operation when arbitration loss occurs (no communication after arbitration loss)			
18.7	Interrupt Request Signal (INTIIC0) Generation Timing and Wait Control			
18.8	Address Match Detection Method			
18.9	Error Detection	575		
18.10	Extension Code	576		
18.11	Arbitration	577		
18.12	Wakeup Function	578		
18.13	Communication Reservation	579		
	18.13.1 When communication reservation function is enabled (IICF0.IICRSV0 bit = 0)	579		
	18.13.2 When communication reservation function is disabled (IICF0.IICRSV0 bit = 1)	582		
18.14	Cautions	583		
18.15	Communication Operations	584		
	18.15.1 Master operation in single master system	585		
	18.15.2 Master operation in multimaster system	586		
	18.15.3 Slave operation	589		
18.16	Timing of Data Communication	592		
CHAPTE	ER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION	599		
19.1	Overview	599		
	19.1.1 Features	599		
19.2	Non-Maskable Interrupts	602		
	19.2.1 Operation	605		
	19.2.2 Restore	606		
	19.2.3 NP flag	607		
19.3	Maskable Interrupts			
	19.3.1 Operation	608		
	19.3.2 Restore	610		
	19.3.3 Priorities of maskable interrupts			
	19.3.4 Interrupt control register (xxlCn)			
	19.3.5 Interrupt mask registers 0, 1, 3 (IMR0, IMR1, IMR3)			


	19.3.6	In-service priority register (ISPR)	618
	19.3.7	ID flag	619
	19.3.8	Watchdog timer mode register 1 (WDTM1)	620
19.4	Exterr	nal Interrupt Request Input Pins (NMI, INTP0 to INTP6)	621
	19.4.1	Noise elimination	621
	19.4.2	Edge detection	621
19.5	Softw	are Exceptions	624
	19.5.1	Operation	624
	19.5.2	Restore	625
	19.5.3	EP flag	626
19.6	Excep	tion Trap	627
	19.6.1	Illegal opcode	627
	19.6.2	Debug trap	629
19.7	Multip	e Interrupt Servicing Control	631
19.8	Interru	upt Response Time	633
19.9	Period	ds in Which Interrupts Are Not Acknowledged by CPU	634
19.10	Cautio	ons	634
CHAPTE	R 20	KEY INTERRUPT FUNCTION	635
20.1	Funct	ion	635
20.2	Regis	ter	636
CHAPTE	R 21	STANDBY FUNCTION	637
21.1	Overv	iew	637
21.2	Regis	ters	640
21.3	HALT	Mode	643
	21.3.1	Setting and operation status	643
	21.3.2	Releasing HALT mode	643
21.4	IDLE I	Mode	645
	21.4.1	Setting and operation status	645
	21.4.2	Releasing IDLE mode	646
21.5	STOP	Mode	648
	21.5.1	Setting and operation status	648
	21.5.2	Releasing STOP mode	649
	21.5.3	Securing oscillation stabilization time when STOP mode is released	651
21.6	Subcl	ock Operation Mode	652
	21.6.1	Setting and operation status	652
	21.6.2	Releasing subclock operation mode	652
21.7	Sub-II	DLE Mode	654
	21.7.1	Setting and operation status	654
	21.7.2	Releasing sub-IDLE mode	655
CHAPTE	R 22	RESET FUNCTION	657
22.1	Overv	iew	657
22.2	Config	guration	657
22.3	Opera		658
CHAPTE	R 23	REGULATOR	662

23.1	Overview	
23.2	Operation	
СНАРТ	ER 24 ROM CORRECTION FUNCTION	664
24.1	Overview	
24.1	Registers	
24.2	ROM Correction Operation and Program Flow	
2 110		
CHAPT	ER 25 FLASH MEMORY (SINGLE POWER)	
25.1	Features	
25.2	Memory Configuration	
25.3	Functional Outline	
25.4	Rewriting by Dedicated Flash Programmer	
	25.4.1 Programming environment	
	25.4.2 Communication mode	
	25.4.3 Flash memory control	
	25.4.4 Selection of communication mode	
	25.4.5 Communication commands	
	25.4.6 Pin connection	
25.5	Rewriting by Self Programming	
	25.5.1 Overview	688
	25.5.2 Features	689
	25.5.3 Standard self programming flow	690
	25.5.4 Flash functions	
	25.5.5 Pin processing	691
	25.5.6 Internal resources used	692
СНАРТ	ER 26 FLASH MEMORY (TWO POWER)	693
26.1	Features	
26.2	Writing with Flash Programmer	
26.3	Programming Environment	
26.4	Communication Mode	
26.5	Pin Processing	
	26.5.1 VPP pin	
	26.5.2 Serial interface pins	
	26.5.3 RESET pin	
	26.5.4 Port pins	
	26.5.5 Other signal pins	
	26.5.6 Power supply	
26.6	Programming Method	
20.0	26.6.1 Controlling flash memory	
	26.6.2 Flash memory programming mode	
	26.6.3 Selecting communication mode	
	26.6.4 Communication commands	
	ER 27 ON-CHIP DEBUG FUNCTION	
27.1	ROM Security Function	
	27.1.1 Security ID	

	27.1.2 Setting	
27.2	Cautions	. 709
CHAPTE	R 28 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE- POWER FLASH MEMORY VERSION)	710
CHAPTE	R 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY	
	VERSION), (A) GRADE PRODUCTS)	747
CHAPTE	R 30 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)	782
CHAPTE	R 31 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)	802
СНАРТЕ	R 32 PACKAGE DRAWINGS	822
CHAPTE	R 33 RECOMMENDED SOLDERING CONDITIONS	824
APPEND	DIX A DEVELOPMENT TOOLS	.831
A.1	Software Package	
A.1 A.2	Language Processing Software	
A.3	Control Software	
A.4	Debugging Tools (Hardware)	
	A.4.1 When using in-circuit emulator IE-V850ES-G1	835
	A.4.2 When using in-circuit emulator IE-V850ESK1-ET	835
	A.4.3 When using IECUBE QB-V850ESKX1H	836
	A.4.4 When using MINICUBE QB-V850MINI	
A.5	Debugging Tools (Software)	
A.6	Embedded Software	
<b>A</b> .7	Flash Memory Writing Tools	. 841
APPEND	DIX B INSTRUCTION SET LIST	842
B.1	Conventions	
B.2	Instruction Set (in Alphabetical Order)	845
APPEND	DIX C REGISTER INDEX	852
APPEND	DIX D REVISION HISTORY	858
D.1 M	lajor Revisions in This Edition	858
	lodifications from Document Number U15862EJ4V1UD00	

# 1.1 K1 Series Product Lineup

#### 1.1.1 V850ES/Kx1+, V850ES/Kx1 products lineup



	Product Name	V850E	V8	350ES/KF	<sup>-</sup> 1+	V8	50ES/K0	G1+	V850ES/KJ1+				
Number o	f pins	64	pins		80 pins			100 pins	3	144 pins			
Internal	Mask ROM	128	-	-	256	-	-	256	-	-	-		
memory	Flash memory	-	128	128	-	256	128	-	256	128	256		
(KB)	RAM		4	6	1	2	6		16	6	16		
Supply vo	Itage	2.7 to 5.5 V		•									
Minimum i	instruction execution time	50 ns @20 I	MHz										
Clock	X1 input	2 to 10 MHz											
	Subclock	32.768 kHz	32.768 kHz										
	Internal oscillation	240 kHz (TY	240 kHz (TYP.)										
Port	CMOS input	8		8			8			16			
	CMOS I/O	41 (4) <sup>Note 1</sup>		57 (6) <sup>Not</sup>	te 1		72 (8) <sup>No</sup>	ie 1		106 (12) <sup>Note 1</sup>			
	N-ch open-drain I/O	2		2			4			6			
Timer	16-bit (TMP)	1 ch		1 ch			1 ch			1 ch			
	16-bit (TM0)	1 ch	2 ch			4 ch			6 ch				
	8-bit (TM5)	2 ch	2 ch			2 ch			2 ch				
	8-bit (TMH)	2 ch	2 ch			2 ch			2 ch				
	Interval timer	1 ch	1 ch			1 ch			1 ch				
	Watch	1 ch	1 ch			1 ch			1 ch				
	WDT1	1 ch	1 ch			1 ch			1 ch				
	WDT2	1 ch	1 ch			1 ch			1 ch				
RTO			1	6 bits ×	1 ch		6 bits $\times$ 1 ch			6 bits × 2 ch	ı		
Serial	CSI	2 ch		2 ch			2 ch			3 ch			
interface	Automatic transmit/receive 3-wire CSI	-		1 ch	1 ch					2 ch			
	UART	1 ch	1 ch	1 ch			2 ch						
	UART supporting LIN-bus	1 ch		1 ch			1 ch			1 ch			
	I <sup>2</sup> C <sup>Note 2</sup>	1 ch		1 ch			1 ch			2 ch			
External	Address space		_	128 KB				3 MB			15 MB		
bus	Address bus		_	16 bits				22 bits			24 bits		
	Mode		_	Multiple	Multiplex only			Multiplex/separate			1		
DMA cont	roller		_		-		4 ch			4 ch			
10-bit A/D	converter	8 ch		8 ch			8 ch			16 ch			
8-bit D/A d	converter		_		_		2 ch			2 ch			
Interrupt	External	9		9			9			9			
	Internal	26/27 <sup>Note 2</sup>		29/30 <sup>Note</sup>	e 2		41/42 <sup>Not</sup>	e 2		46/48 <sup>Note 2</sup>			
Key return	n input	8 ch		8 ch			8 ch			8 ch			
Reset	RESET pin	Provided		•						•			
	POC	2.7 V or less	s fixed										
	LVI	3.1 V/3.3 V ±0.15 V or 3.5 V/3.7 V/3.9 V/4.1 V/4.3 V ±0.2 V (selectable by software)											
	Clock monitor	Provided (monitor by internal oscillator)											
	WDT1	Provided											
	WDT2	Provided											
ROM corr		4 None											
Regulator		None Provided											
Standby fu			STOP/sub-IE										
-	ambient temperature	$T_A = -40$ to											

**Notes 1.** Figures in parentheses indicate the number of pins for which the N-ch open-drain output can be selected by software.

2. Only in products with an I<sup>2</sup>C bus (Y products)


The function list of the V850ES/Kx1 is shown below.

	Product Name	V850ES/KE1			V850ES/KF1					V850ES/KG1					V850ES/KJ1			
Number o	f pins	64 pins		80 pins				100 pins				144 pins						
Internal memory	Mask ROM	128	-	64/ 96	128	-	256	-	64/ 96	128	-	256	-	96/128	-	-		
(KB)	Flash memory	-	128	-	-	128	I	256	-	-	128	-	256	-	128	256		
	RAM	4		4	6	ô	1	12	4		6	1	6	(	6	16		
Supply vo	Itage	2.7 to 5.5 V																
Minimum i	instruction execution time	50 ns @20 MHz																
Clock	X1 input	2 to 10 MHz																
	Subclock	32.768 kHz	2.768 kHz															
	Internal oscillation								_									
Port	CMOS input	8		8					8					16				
	CMOS I/O	41 (4) <sup>Note 1</sup>			6) <sup>Note 1</sup>				72 (	8) <sup>Note</sup>	1			106 (12	Note 1			
	N-ch open-drain I/O	2							4					6				
Timer	16-bit (TMP)	1 ch			– 1 ch				-		1 cł	1	-	-	1 ch			
	16-bit (TM0)	1 ch			2 ch				4 ch	ı				6 ch				
	8-bit (TM5)	2 ch			2 ch				2 ch	2 ch				2 ch				
	8-bit (TMH)	2 ch		2 ch				2 ch				2 ch						
	Interval timer	1 ch		1 ch				1 ch				1 ch						
	Watch	1 ch		1 ch 1 ch				1 ch				1 ch						
	WDT1	1 ch			ı				1 ch				1 ch					
	WDT2		1 ch			1 ch				1 ch				1 ch				
RTO		6 bits $ imes$ 1 ch	6 bi	6 bits × 1 ch				6 bits × 1 ch			6 bits × 2 ch							
Serial	CSI	2 ch	2 ch	1				2 ch	ı				3 ch					
interface	Automatic transmit/receive 3-wire CSI	_			1				2 ch	ı				2 ch				
	UART	2 ch			2 ch				2 ch					3 ch				
	UART supporting LIN-bus	-	-	-				-				-						
	I <sup>2</sup> C <sup>Note 2</sup>	1 ch		1 ch				1 ch				2 ch						
External	Address space	-	-	128 KB				3 MB				15 MB						
bus	Address bus	-	-	16 bits				22 bits				24 bits						
	Mode	-	-	Multiplex only				Multiplex/separate										
DMA cont	roller	-	-			-					-				-			
10-bit A/D	converter	8 ch		8 ch	1				8 ch	ı				16 ch				
8-bit D/A d		-	-			-			2 ch	۱				2 ch				
Interrupt	External	8		8					8					8				
	Internal	25/26 <sup>Note 2</sup>		25/2	26 <sup>Note 2</sup>	2	8/29 <sup>N</sup>	lote 2	30/3	31 <sup>Note 2</sup>	² 3	3/34 <sup>∾</sup>	ote 2	38/40 <sup>Not</sup>	<sup>2</sup> 41	/43 <sup>Note 2</sup>		
Key return	input	8 ch		8 ch	1				8 ch	1				8 ch				
Reset	RESET pin	Provided																
	POC	None																
	LVI	None																
	Clock monitor	None																
	WDT1	Provided																
	WDT2	Provided																
ROM corr	ection	4																
Regulator		None Provided																
Standby fu	unction	HALT/IDLE/STOP/sub-IDLE mode																
Operating	ambient temperature	$T_{A} = -40$ to +	-85°C															

**Notes 1.** Figures in parentheses indicate the number of pins for which the N-ch open-drain output can be selected by software.

2. Only in products with an I<sup>2</sup>C bus (Y products)

#### 1.1.2 78K0/Kx1+, 78K0/Kx1 products lineup



The list of functions in the 78K0/Kx1 is shown below.

	Part Number	78	K0/KI	31	78	K0/K	C1	78K0/KD1			78K0/KE1			78K0/KF1				
Item																		
Number of pins		30 pins			44 pins			52 pins			64 pins					30 pin	s	
Internal memory	Mask ROM	8	16/ 24	-	8/ 16	24/ 32	-	8/ 16	24 32		8/ 16	24/ 32	-	48/ 60	-	24/ 32	48/ 60	-
(KB)	Flash memory	-	-	24	-	_	32		-	32	-	_	32	-	60	-	_	60
	RAM	0.5	0.	75	0.5		1	0.5		1	0.5		1	2	2	1	:	2
Power su	pply voltage							V	<sub>DD</sub> = 2	.5 to 5.	5 V <sup>Note</sup>	is 1, 2						
Minimum instruction execution time		0.2 μs (when 10 MHz, V <sub>DD</sub> = 3.5 to 5.5 V)			<pre><connect pin="" regc="" to="" vdd=""> 0.166 <math>\mu</math>s (when 12 MHz, VDD = 4.0 to 5.5 V) 0.2 <math>\mu</math>s (when 10 MHz, VDD = 3.5 to 5.5 V) 0.238 <math>\mu</math>s (when 8.38 MHz, VDD = 3.0 to 5.5 V) 0.4 <math>\mu</math>s (when 5 MHz, VDD = 2.5 to 5.5 V)</connect></pre>													
Clock	X1 input		,						2	to 12 N	ИНz							
e le ent	Subclock	-	– 32.768 kHz															
	Internal oscillation								240	) kHz ( <sup>-</sup>		0 10 12						
Port	CMOS I/O		17			19		1	26	,			38			54		
	CMOS input		4								<u>ا</u>	3	00				01	
	CMOS output	1																
	N-ch open-drain I/O							4										
Timer	16 bits (TM0)	1			ch						2	ch		1 ch	2	ch		
	8 bits (TM5)		1 ch			- 1					2	ch	2	CIT		T OII	2	
	8 bits (TMH)		T CIT							2 ch	2							
	For watch									2 011	1	ch						
	WDT	1 ch																
Serial	3-wire CSI <sup>Note 3</sup>					1	ch			1 011			2	ch		1 ch	2	ch
interface	Automatic transmit/ receive 3-wire CSI												1 011	1 ch				
		_								1	ch							
	UART supporting LIN-bus	1 ch																
10-bit A/D	) converter		4 ch								8	ch						
Interrupt	External		6			7		8					9				9	
	Internal	11	1	2			1	5			16		-	19		17	2	20
Key returr	n input		_			4 ch							8 ch					
Reset	RESET pin									Provide	ed							
	POC				2.8	5 V ±0	).15 \	//3.5	V ±0.	20 V (s	selecta	able b	y ma	sk opt	ion)			
	LVI	2.8	35 V/3	3.1 V/						3.9 V/4					,	by s	oftwa	e)
	Clock monitor									Provide	ed							,
WDT Clock output/buzzer output										Provide	ed							
			<ul> <li>Clock output</li> <li>Provided</li> <li>only</li> </ul>															
Multiplier/divider						_		•			1	16 bi	ts $ imes$ 1	6 bits,	32 b	ts ÷ 1	6 bits	
ROM correction Standby function								_						Prov	vided		-	
		HALT/STOP mode																
Operating ambient temperature			Standard and special (A) grade products: -40 to +85°C Special (A1) grade products: -40 to +110°C (mask ROM version), -40 to +105°C (flash memory version) Special (A2) grade products: -40 to +125°C (mask ROM version)															

Notes 1. If the POC circuit detection voltage (VPOC) is used with 2.85 V ±0.15 V, then use the products in the voltage range of 3.0 to 5.5 V.

- If the POC circuit detection voltage (VPOC) is used with 3.5 V ±0.2 V, then use the products in the voltage range of 3.7 to 5.5 V.
- **3.** Select either of the functions of these alternate-function pins.

The list of functions in the 78K0/Kx1+ is shown below.

	Part Number	78k	(0/KB1+	78k	(0/KC1+	78k	K0/KD1+		78K0/KE	E1+	78K0/KF1+	
ltem												
Number o	f pins	30 pins		4	4 pins	5	2 pins		64 pin	s	80 pins	
Internal memory	Flash memory	8	16/24	16	24/32	16	24/32	16	24/32	48/60	60	
(KB)	RAM	0.5	0.75	0.5	1	0.5	1	0.5	1	2	2	
Power su	oply voltage		V <sub>DD</sub> = 2.5 t	o 5.5 \	/ (with inte	rnal os	scillation cl	ock or	subclock:	$V_{DD} = 2.0 \text{ to}$	5.5 V <sup>Note 1</sup> )	
Minimum	instruction execution time	0.125 $\mu$ s (when 16 MHz, V <sub>DD</sub> = 4.0 to 5.5 V), 0.2 $\mu$ s (when 10 MHz, V <sub>DD</sub> = 3.5 to 5.5 V), 0.238 $\mu$ s (when 8.38 MHz, V <sub>DD</sub> = 3.0 to 5.5 V), 0.4 $\mu$ s (when 5 MHz, V <sub>DD</sub> = 2.5 to 5.5 V)										
Clock	Crystal/ceramic		2 to 16 MHz									
	RC		3 to 4	4 MHz					-			
	Subclock		-					32.768	3 kHz			
	Internal oscillation	240 k						TYP.)				
Ports	CMOS I/O		17		19		26		38		54	
	CMOS input		4					8				
	CMOS output		1									
	N-ch open-drain I/O		- 4									
Timer	16 bits (TM0)				1 ch					2 ch		
	8 bits (TM5)		1 ch			2 ch						
	8 bits (TMH)		2 ch									
	For watch		– 1 ch									
	WDT	1 ch										
Serial	3-wire CSI <sup>Note 2</sup>				1 ch					2 ch		
nterface	Automatic transmit/										1 ch	
	receive 3-wire CSI											
		- 1 ch										
	UART supporting LIN-bus	1 ch										
10-bit A/D	converter	4 ch 8 ch										
Interrupts	External		6		7		8		9		9	
	Internal	11	12		1	5		16	1	9	20	
Key returr	n input		_		4 ch				8 ch			
Reset	RESET pin				-		Provide	ed				
	POC				2.1 V	+0.1 \	/ (detection		ne is fixed)			
	LVI		2 35 V/	2 6 V/2						/4.1 V/4.3 V	′ +0 2 V	
			2.00 V	2.0 1/2			ectable by			I V/-1.0 V	±0.2 V	
	Clock monitor						Provide		,			
	WDT						Provide					
Clock out	out/buzzer output		-	-			ck output only			Provided		
External bus interface						-					Provided	
Multiplier/divider					_				16 bits $\times$ 1	6 bits, 32 bi	ts ÷ 16 bits	
ROM correction						_				Provided	_	
Self-programming function							Provide	ed			L	
Product with on-chip debug function Standby function Operating ambient temperature			μPD78F0114HD, 78F0124HD, 78F0138HD, 78F0148HD									
			HALT/STOP mode									
						Т	A = −40 to	+85°C				

Notes 1. Because the POC circuit detection voltage (VPoc) is 2.1 V ±0.1 V, use the products in the voltage range of 2.2 to 5.5 V.

2. Select either of the functions of these alternate-function pins.

# 1.2 Features

- O Minimum instruction execution time: 50 ns (operation at main clock (fxx) = 20 MHz)
- O General-purpose registers: 32 bits × 32 registers
- O CPU features: Signed multiplication  $(16 \times 16 \rightarrow 32)$ : 1 to 2 clocks
  - (Instructions without creating register hazards can be continuously executed in parallel) Saturated operations (overflow and underflow detection functions are included)
  - 32-bit shift instruction: 1 clock
  - Bit manipulation instructions
  - Load/store instructions with long/short format
- O Memory space: 64 MB of linear address space
  - Memory block division function: 64 KB, 64 KB (Total of 2 blocks)
  - Internal memory
    - µPD703208, 703208Y (Mask ROM: 64 KB/RAM: 4 KB)
    - μPD703209, 703209Y (Mask ROM: 96 KB/RAM: 4 KB)

    - μPD703210, 703210Y (Mask ROM: 128 KB/RAM: 6 KB)
    - $\mu\text{PD703211},$  703211Y (Mask ROM: 256 KB/RAM: 12 KB)
    - $\mu \text{PD70F3210}, \, 70\text{F3210Y}, \, 70\text{F3210H}, \, 70\text{F3210HY}$  (Flash memory: 128 KB/RAM: 6 KB)
    - $\mu \text{PD70F3211H},$  70F3211HY (Flash memory: 256 KB/RAM: 12 KB)
  - External bus interface
    - Multiplex bus output
    - 8-/16-bit data bus sizing function
    - Wait function
      - Programmable wait function
      - External wait function
    - Idle state function
    - Bus hold function

Total: 67

#### O Interrupts and exceptions

Non-maskable interrupts: 3 sources

Maskable interrupts:	30 sources (µPD703208, 703209, 703210, 70F3210, 70F3210H)
	31 sources (µPD703208Y, 703209Y, 703210Y, 70F3210Y,
	70F3210HY)
	33 sources (µPD703211, 70F3211H)
	34 sources (µPD703211Y, 70F3211HY)
Software exceptions:	32 sources
Exception trap:	1 source

- O I/O lines:
- O Key interrupt function
- O Timer function

16-bit timer/event counter P:	1 channel (μPD703211, 703211Y, 70F32	11H, 70F3211HY only)
16-bit timer/event counter 0:	2 channels	
8-bit timer/event counter 5:	2 channels	
8-bit timer H:	2 channels	
8-bit interval timer BRG:	1 channel	
Watch timer/interval timer:	1 channel	
Watchdog timers		
Watchdog timer 1 (also	o usable as oscillation stabilization timer):	1 channel
Watchdog timer 2:		1 channel

O Serial interface

Asynchronous serial interface (UART):2 channels3-wire serial I/O (CSI0):2 channels3-wire serial I/O (with automatic transmit/receive function) (CSIA):1 channelI²C bus interface (I²C):1 channel(µPD703208Y, 703209Y, 703210Y, 703211Y, 70F3210Y, 70F3210HY, 70F3211HY)

- O A/D converter: 10-bit resolution  $\times$  8 channels
- O Real-time output port: 6 bits  $\times$  1 channel
- O Standby functions: HALT/IDLE/STOP modes, subclock/sub-IDLE modes
- O ROM correction: 4 correction addresses specifiable
- O Clock generator

Main clock oscillation (fx)/subclock oscillation (fxr)

CPU clock (fcPu) 7 steps (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)

Clock-through mode/PLL mode selectable

- O Reset
  - Reset by RESET pin
  - Reset by overflow of watchdog timer 1 (WDTRES1)
  - Reset by overflow of watchdog timer 2 (WDTRES2)
- O Package: 80-pin plastic QFP ( $14 \times 14$ )
  - 80-pin plastic TQFP (fine pitch) ( $12 \times 12$ )

# **1.3 Applications**

O Automotive

- System control of body electrical system (power windows, keyless entry reception, etc.)
- Submicrocontroller of control system
- O Home audio, car audio
- O AV equipment
- O PC peripheral devices (keyboards, etc.)
- O Household appliances
  - Outdoor units of air conditioners
  - Microwave ovens, rice cookers

O Industrial devices

- Pumps
- Vending machines
- FA

# <R> 1.4 Ordering Information

# (1) Standard products (1/2)

Part Number	Package	Quality Grade
μPD703208GC-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703208GC-xxx-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703208YGC-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703208YGC-xxx-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703208GK-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
μPD703208GK-xxx-9EU-A	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
μPD703208YGK-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
μPD703208YGK-xxx-9EU-A	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
μPD703209GC-xxx-8BT	80-pin plastic QFP (14 $\times$ 14)	Standard
μPD703209GC-xxx-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703209YGC-xxx-8BT	80-pin plastic QFP (14 $\times$ 14)	Standard
μPD703209YGC-xxx-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703209GK-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
μPD703209GK-xxx-9EU-A	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
μPD703209YGK-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
μPD703209YGK-xxx-9EU-A	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
μPD703210GC-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703210GC-xxx-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703210YGC-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703210YGC-xxx-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703210GK-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
μPD703210GK-xxx-9EU-A	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
μPD703210YGK-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
μPD703210YGK-xxx-9EU-A	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
µPD703211GC-xxx-8BT-A <sup>№ote</sup>	80-pin plastic QFP (14 $ imes$ 14)	Standard
µPD703211YGC-xxx-8BT-A <sup>№ote</sup>	80-pin plastic QFP (14 $ imes$ 14)	Standard
μPD703211GK-xxx-9EU-A <sup>Νοτε</sup>	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Standard
$\mu$ PD703211YGK-xxx-9EU-A <sup>Note</sup>	80-pin plastic TQFP (fine pitch) (12 $\times$ 12)	Standard

## Note Under development

**Remarks 1.** ××× indicates ROM code suffix.

2. Products with -A at the end of the part number are lead-free products.

# (1) Standard products (2/2)

Part Number	Package	Quality Grade
μPD70F3210GC-8BT	80-pin plasticQFP (14 $ imes$ 14)	Standard
μPD70F3210GC-8BT-A	80-pin plasticQFP (14 $ imes$ 14)	Standard
μPD70F3210YGC-8BT	80-pin plasticQFP (14 $ imes$ 14)	Standard
μPD70F3210YGC-8BT-A	80-pin plasticQFP (14 $ imes$ 14)	Standard
$\mu$ PD70F3210GK-9EU	80-pin plasticTQFP (fine pitch) ( $12 \times 12$ )	Standard
μPD70F3210GK-9EU-A	80-pin plasticTQFP (fine pitch) ( $12 \times 12$ )	Standard
μPD70F3210YGK-9EU	80-pin plasticTQFP (fine pitch) ( $12 \times 12$ )	Standard
$\mu$ PD70F3210YGK-9EU-A	80-pin plasticTQFP (fine pitch) ( $12 \times 12$ )	Standard
μPD70F3210HGC-8BT-A	80-pin plasticQFP (14 $ imes$ 14)	Standard
$\mu$ PD70F3210HYGC-8BT-A	80-pin plasticQFP (14 $\times$ 14)	Standard
$\mu$ PD70F3210HGK-9EU-A	80-pin plasticTQFP (fine pitch) ( $12 \times 12$ )	Standard
$\mu$ PD70F3210HYGK-9EU-A	80-pin plasticTQFP (fine pitch) ( $12 \times 12$ )	Standard
μPD70F3211HGC-8BT-A	80-pin plasticQFP (14 $ imes$ 14)	Standard
$\mu$ PD70F3211HYGC-8BT-A	80-pin plasticQFP (14 $\times$ 14)	Standard
μPD70F3211HGK-9EU-A	80-pin plasticTQFP (fine pitch) ( $12 \times 12$ )	Standard
$\mu$ PD70F3211HYGK-9EU-A	80-pin plasticTQFP (fine pitch) ( $12 \times 12$ )	Standard

**Remark** Products with -A at the end of the part number are lead-free products.

# (2) (A) grade products

Part Number	Package	Quality Grade
μPD703208GC(A)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD703208GC(A)-xxx-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD703208YGC(A)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD703208YGC(A)-xxx-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD703208GK(A)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
μPD703208GK(A)-xxx-9EU-A	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
μPD703208YGK(A)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
μPD703208YGK(A)-xxx-9EU-A	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
μPD703209GC(A)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD703209GC(A)-xxx-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD703209YGC(A)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD703209YGC(A)-xxx-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD703209GK(A)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
μPD703209GK(A)-xxx-9EU-A	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
μPD703209YGK(A)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
μPD703209YGK(A)-xxx-9EU-A	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
μPD703210GC(A)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD703210GC(A)-xxx-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD703210YGC(A)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD703210YGC(A)-xxx-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD703210GK(A)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
μPD703210GK(A)-xxx-9EU-A	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
μPD703210YGK(A)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
μPD703210YGK(A)-xxx-9EU-A	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
μPD70F3210GC(A)-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD70F3210GC(A)-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Special
μPD70F3210YGC(A)-8BT	80-pin plastic QFP (14 $\times$ 14)	Special
μPD70F3210YGC(A)-8BT-A	80-pin plastic QFP (14 $ imes$ 14)	Special
µPD70F3210GK(A)-9EU	80-pin plastic TQFP (fine pitch) (12 $\times$ 12)	Special
μPD70F3210GK(A)-9EU-A	80-pin plastic TQFP (fine pitch) (12 $\times$ 12)	Special
µPD70F3210YGK(A)-9EU∙	80-pin plastic TQFP (fine pitch) (12 $\times$ 12)	Special
µPD70F3210YGK(A)-9EU-A	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special

**Remarks 1.** ××× indicates ROM code suffix.

2. Products with -A at the end of the part number are lead-free products.

# (3) (A1) grade products, (A2) grade products

Part Number	Package	Quality Grade
uPD703208GC(A1)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
uPD703208YGC(A1)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
uPD703208GK(A1)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
uPD703208YGK(A1)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $\times$ 12)	Special
uPD703209GC(A1)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
uPD703209YGC(A1)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
uPD703209GK(A1)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
uPD703209YGK(A1)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
uPD703210GC(A1)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
uPD703210YGC(A1)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
uPD703210GK(A1)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
uPD703210YGK(A1)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
uPD703208GC(A2)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
uPD703208YGC(A2)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
uPD703208GK(A2)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $\times$ 12)	Special
uPD703208YGK(A2)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $\times$ 12)	Special
uPD703209GC(A2)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
uPD703209YGC(A2)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
uPD703209GK(A2)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $\times$ 12)	Special
uPD703209YGK(A2)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
uPD703210GC(A2)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
uPD703210YGC(A2)-xxx-8BT	80-pin plastic QFP (14 $ imes$ 14)	Special
uPD703210GK(A2)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special
uPD703210YGK(A2)-xxx-9EU	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12)	Special


**Remark** Products with -A at the end of the part number are lead-free products.

#### 1.5 Pin Configuration (Top View)

80-pin plastic QFP ( $14 \times 14$ ) 80-pin plastic TQFP (fine pitch)  $(12 \times 12)$ μPD703208GC-xxx-8BT μPD703208GC-xxx-8BT-A μPD703208YGC-xxx-8BT µPD703208YGC-xxx-8BT-A μPD703208GK-xxx-9EU μPD703208GK-xxx-9EU-A μPD703208YGK-xxx-9EU µPD703208YGK-xxx-9EU-A μPD703209GC-xxx-8BT μPD703209GC-xxx-8BT-A μPD703209YGC-xxx-8BT µPD703209YGC-xxx-8BT-A μPD703209GK-xxx-9EU μPD703209GK-xxx-9EU-A μPD703209YGK-xxx-9EU µPD703209YGK-xxx-9EU-A μPD703210GC-xxx-8BT μPD703210GC-xxx-8BT-A μPD703210YGC-xxx-8BT μPD703210YGC-xxx-8BT-A μPD703210GK-xxx-9EU μPD703210GK-xxx-9EU-A μPD703210YGK-xxx-9EU μPD703210YGK-xxx-9EU-A μPD703211GC-xxx-8BT-A µPD703211YGC-xxx-8BT-A μPD703211GK-xxx-9EU-A µPD703211YGK-xxx-9EU-A μPD70F3210GC-8BT μPD70F3210GC-8BT-A μPD70F3210YGC-8BT µPD70F3210YGC-8BT-A μPD70F3210GK-9EU μPD70F3210GK-9EU-A

μPD70F3210YGK-9EU μPD70F3210YGK-9EU-A μPD70F3210HGC-8BT-A µPD70F3210HYGC-8BT-A μPD70F3210HGK-9EU-A µPD70F3210HYGK-9EU-A μPD70F3211HGC-8BT-A µPD70F3211HYGC-8BT-A μPD70F3211HGK-9EU-A µPD70F3211HYGK-9EU-A μPD703208GC(A)-xxx-8BT μPD703208GC(A)-xxx-8BT-A μPD703208YGC(A)-xxx-8BT μPD703208YGC(A)-xxx-8BT-A μPD703208GK(A)-xxx-9EU μPD703208GK(A)-xxx-9EU-A μPD703208YGK(A)-xxx-9EU μPD703208YGK(A)-xxx-9EU-A μPD703209GC(A)-xxx-8BT μPD703209GC(A)-xxx-8BT-A μPD703209YGC(A)-xxx-8BT µPD703209YGC(A)-xxx-8BT-A μPD703209GK(A)-xxx-9EU μPD703209GK(A)-xxx-9EU-A μPD703209YGK(A)-xxx-9EU μPD703209YGK(A)-xxx-9EU-A μPD703210GC(A)-xxx-8BT μPD703210GC(A)-xxx-8BT-A μPD703210YGC(A)-xxx-8BT μPD703210YGC(A)-xxx-8BT-A μPD703210GK(A)-xxx-9EU μPD703210GK(A)-xxx-9EU-A μPD703210YGK(A)-xxx-9EU

µPD703210YGK(A)-xxx-9EU-A μPD70F3210GC(A)-8BT µPD70F3210GC(A)-8BT-A µPD70F3210YGC(A)-8BT µPD70F3210YGC(A)-8BT-A µPD70F3210GK(A)-9EU µPD70F3210GK(A)-9EU-A μPD70F3210YGK(A)-9EU μPD70F3210YGK(A)-9EU-A μPD703208GC(A1)-xxx-8BT μPD703208YGC(A1)-xxx-8BT μPD703208GK(A1)-xxx-9EU μPD703208YGK(A1)-xxx-9EU μPD703209GC(A1)-xxx-8BT μPD703209YGC(A1)-xxx-8BT μPD703209GK(A1)-xxx-9EU μPD703209YGK(A1)-xxx-9EU μPD703210GC(A1)-xxx-8BT μPD703210YGC(A1)-xxx-8BT μPD703210GK(A1)-xxx-9EU μPD703210YGK(A1)-xxx-9EU μPD703208GC(A2)-xxx-8BT μPD703208YGC(A2)-xxx-8BT μPD703208GK(A2)-xxx-9EU μPD703208YGK(A2)-xxx-9EU μPD703209GC(A2)-xxx-8BT µPD703209YGC(A2)-xxx-8BT μPD703209GK(A2)-xxx-9EU μPD703209YGK(A2)-xxx-9EU µPD703210GC(A2)-xxx-8BT μPD703210YGC(A2)-xxx-8BT μPD703210GK(A2)-xxx-9EU μPD703210YGK(A2)-xxx-9EU




Caution Make EVDD the same potential as VDD.

# Pin identification

AD0 to AD15:	Address/data bus	REGC:	Regulator control
ANI0 to ANI7:	Analog input	RESET:	Reset
ASCK0:	Asynchronous serial clock	RTP00 to RTP05:	Real-time output port
ASTB:	Address strobe	RXD0, RXD1:	Receive data
AVREF0:	Analog reference voltage	SCK00, SCK01,	
AVss:	Ground for analog	SCKA0:	Serial clock
CLKOUT:	Clock output	SCL0:	Serial clock
CS0, CS1:	Chip select	SDA0:	Serial data
EVDD:	Power supply for port	SI00, SI01,	
EVss:	Ground for port	SIA0:	Serial input
FLMD0, FLMD1	Flash programming mode	SO00, SO01,	
HLDAK:	Hold acknowledge	SOA0:	Serial output
HLDRQ:	Hold request	TI000, TI001,	
IC:	Internally connected	TI010, TI011,	
INTP0 to INTP6:	External interrupt input	TI50, TI51,	
KR0 to KR7:	Key return	TIP00, TIP01:	Timer input
NMI:	Non-maskable interrupt request	TO00 to TO01,	
P00 to P06:	Port 0	TO50, TO51,	
P30 to P35, P38, P39:	Port 3	TOH0, TOH1,	
P40 to P42:	Port 4	TOP00, TOP01:	Timer output
P50 to P55:	Port 5	TXD0, TXD1:	Transmit data
P70 to P77:	Port 7	VDD:	Power supply
P90, P91, P96 to P99,		VPP:	Programming power supply
P913 to P915:	Port 9	Vss:	Ground
PCM0 to PCM3:	Port CM	WAIT:	Wait
PCS0, PCS1:	Port CS	WR0:	Lower byte write strobe
PCT0, PCT1,		WR1:	Upper byte write strobe
PCT4, PCT6:	Port CT	X1, X2:	Crystal for main clock
PDL0 to PDL15:	Port DL	XT1, XT2:	Crystal for subclock
RD:	Read strobe		

# **1.6 Function Block Configuration**

## (1) Internal block diagram



#### (2) Internal units

# (a) CPU

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other types of instruction processing. Other dedicated on-chip hardware, such as a multiplier (16 bits  $\times$  16 bits  $\rightarrow$  32 bits) and a barrel shifter (32 bits) help accelerate complex processing.

#### (b) Bus control unit (BCU)

The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an instruction is fetched from external memory space and the CPU does not send a bus cycle start request, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in an internal instruction queue.

#### (c) ROM

This consists of a 256 KB, 128 KB, 96 KB, or 64 KB mask ROM or flash memory mapped to the address spaces from 0000000H to 003FFFFH, 0000000H to 001FFFFH, 0000000H to 0017FFFH, or 0000000H to 000FFFFH, respectively.

ROM can be accessed by the CPU in one clock cycle during instruction fetch.

#### (d) RAM

This consists of a 12 KB, 6 KB, or 4 KB RAM mapped to the address spaces from 3FFC000H to 3FFEFFFH, 3FFD800H to 3FFEFFFH, or 3FFE000H to 3FFEFFFH, respectively. RAM can be accessed by the CPU in one clock cycle during data access.

#### (e) Interrupt controller (INTC)

This controller handles hardware interrupt requests (NMI, INTP0 to INTP6) from on-chip peripheral hardware and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiplexed servicing control can be performed.

#### (f) Clock generator (CG)

A main clock oscillator and subclock oscillator are provided and generate the main clock oscillation frequency (fx) and subclock frequency (fxT), respectively.

There are two modes: In the clock-through mode,  $f_x$  is used as the main clock frequency ( $f_{xx}$ ) as is. In the PLL mode,  $f_x$  is used multiplied by 4.

The CPU clock frequency (fcPu) can be selected from among fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, and fxt.

#### (g) Timer/counter

Two 16-bit timer/event counter 0 channels, one 16-bit timer/event counter P channel<sup>Note</sup>, and two 8-bit timer/event counter 5 channels are incorporated, enabling measurement of pulse intervals and frequency as well as programmable pulse output.

Two 8-bit timer/event counter 5 channels can be connected in cascade to configure a 16-bit timer.

Two 8-bit timer H channels enabling programmable pulse output are provided on chip.

**Note** *μ*PD703211, 703211Y, 70F3211H, 70F3211HY only

#### (h) Watch timer

This timer counts the reference time (0.5 seconds) for counting the clock from the subclock (32.768 kHz) or  $f_{BRG}$  (32.768 kHz) from the clock generator. At the same time, the watch timer can be used as an interval timer.

#### (i) Watchdog timer

Two watchdog timer channels are provided on chip to detect program loops and system abnormalities. Watchdog timer 1 can be used as an interval timer. When used as a watchdog timer, it generates a non-maskable interrupt request signal (INTWDT1) or system reset signal (WDTRES1) after an overflow occurs. When used as an interval timer, it generates a maskable interrupt request signal (INTWDT1) after an overflow occurs.

Watchdog timer 2 operates by default following reset release.

It generates a non-maskable interrupt request signal (INTWDT2) or system reset signal (WDTRES2) after an overflow occurs.

#### (j) Serial interface (SIO)

The V850ES/KF1 includes four kinds of serial interfaces: an asynchronous serial interface (UARTn), a clocked serial interface (CSI0n), a clocked serial interface with an automatic transmit/receive function (CSIA0), and an l<sup>2</sup>C bus interface (l<sup>2</sup>C0). The  $\mu$ PD703208, 703209, 703210, 703211, 70F3210, 70F3210H, and 70F3211H can simultaneously use up to five channels, and the  $\mu$ PD703208Y, 703209Y, 703210Y, 7053210Y, 70F3210HY, and 70F3211HY up to six channels.

For UARTn, data is transferred via the TXDn and RXDn pins.

For CSI0n, data is transferred via the SO0n, SI0n, and SCK0n pins.

For CSIA0, data is transferred via the SOA0, SIA0, and SCKA0 pins.

For I<sup>2</sup>C0, data is transferred via the SDA0 and SCL0 pins.

 $I^2$ C0 is provided only in the  $\mu$ PD703208Y, 703209Y, 703210Y, 703211Y, 70F3210Y, 70F3210HY, and 70F3211HY.

**Remark** n = 0, 1

#### (k) A/D converter

This high-speed, high-resolution 10-bit A/D converter includes 8 analog input pins. Conversion is performed using the successive approximation method.

#### (I) ROM correction

This function is used to replace part of a program in the mask ROM with that contained in the internal RAM. Up to four correction addresses can be specified.

## (m) Key interrupt function

A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins.

#### (n) Real-time output function

This function transfers 6-bit data set beforehand to output latches upon occurrence of a timer compare register match signal.

A 1-channel 6-bit data real-time output function is provided on chip.

# (o) Ports

As shown below, the following ports have general-purpose port functions and control pin functions.

Port	I/O	Alternate Function
P0	7-bit I/O	NMI, external interrupt, timer output
P3	8-bit I/O	Serial interface, timer I/O
P4	3-bit I/O	Serial interface
P5	6-bit I/O	Serial interface, timer I/O, key interrupt function, real-time output function
P7	8-bit input	A/D converter analog input
P9	9-bit I/O	Serial interface, timer I/O, external interrupt, key interrupt function
PCM	4-bit I/O	External bus control signal
PCS	2-bit I/O	Chip select output
PCT	4-bit I/O	External bus control signal
PDL	16-bit I/O	External address/data bus

# 1.7 Overview of Functions

Part Number		μPD703208/ μPD703208	'	<i>p</i>	μPD70F3210/ μPD70F3210Y	μPD70F3210H/ μPD70F3210HY	μPD703211/ μPD703211Y	μPD70F3211H/ μPD70F3211HY	
Internal memory	ROM	64 KB	96 KB	128 KB	128 KB (two-power flash memory)	128 KB (single-power flash memory)	256 KB	256 KB (single-power flash memory)	
	High-speed RAM		4 KB		6 KB	1	12	KB	
Buffer RAM					32 bytes				
Memory Logical space					64 MB				
space	External memory area		128 KB						
External b	us interface				ddress bus: 16 b Data bus: 8/16 bit Multiplex bus moo	S			
General-p	urpose registers			3	2 bits $ imes$ 32 registe	ers			
Main clock		Ceramic/cryst	al/external clock						
(oscillatior	n frequency)	When PLL	not used	2 to 10 MHz: 2.7 to	5.5 V				
		PLL c used d	REGC pin onnected irectly to $V_{DD}$ 0 $\mu$ F capacitor	Standard products V, 2 to 2.5 MHz: 2. (A1) grade product 2 to 3 MHz: 3.5 to (A2) grade product Standard products	7 to 5.5 V s: 2 to 5 MHz: 4.5 5.5 V s: 2 to 4 MHz: 4.0	5 to 5.5 V, 2 to 4 M 0 to 5.5 V, 2 to 3 M	1Hz: 4.0 to 5.5 V 1Hz: 3.5 to 5.5 V	,	
		c	onnected to REGC pin	4 MHz: 4.0 to 5.5 \	/	, (, , , , g. ado p. e	, (, , , , , , , , , , , , , , , , , ,	o producio: 2 to	
Subclock (oscillation frequency)		Crystal/external clock (32.768 kHz)							
Minimum i execution	instruction time	50 ns (When main clock operated at $(f_{xx}) = 20 \text{ MHz}$ )							
DSP funct	lion	$32 \times 32 = 64$ : 200 to 250 ns (at 20 MHz) $32 \times 32 + 32 = 32$ : 300 ns (at 20 MHz) $16 \times 16 = 32$ : 50 to 100 ns (at 20 MHz) $16 \times 16 + 32 = 32$ : 150 ns (at 20 MHz)							
I/O ports		67 • Input: 8 • I/O: 59 (am							
Timer		16-bit timer/event counter 0: 2 channels       16-bit timer/event counter 0: 2 channels         8-bit timer/event counter 5: 2 channels       1 channel         (16-bit timer/event counter: usable as 1 channel)       1 channel         8-bit timer / event counter: usable as 1 channel)       1 channel         8-bit timer / 1 channel       1 channel         8-bit timer: 1 channel       1 channel         8-bit interval timer: 2 channels       1 channel							
Real-time	output port	4 bits $\times$ 1, 2 bits $\times$ 1, or 6 bits $\times$ 1							
A/D conve	erter	10-bit resolution × 8 channels							
Serial inte	rface	CSI: 2 channels CSIA (with automatic transmit/receive function): 1 channel UART: 2 channels I <sup>2</sup> C bus: 1 channel <sup>Note 2</sup> Dedicated baud rate generator: 2 channels							
Interrupt sources External: 9 (9) <sup>Note 3</sup> , internal: 25			26 <sup>Note 2</sup>			External: 9 (9) <sup>№</sup> internal: 28/29 <sup>№</sup>	ote 3 , ote 2		
Power sav	ve function	STOP/IDLE/HALT							
Operating	supply voltage	(A1) grade pr	oducts (mask ver	products: 4.5 to 5.5 sion only): 4.5 to 5. sion only): 4.0 to 5.	5 V (at 20 MHz)/4	.0 to 5.5 V (at 16	MHz)/3.5 to 5.5		
Package					plastic QFP (14 × TQFP (fine pitch				

**Notes 1.** Only in products with an  $I^2C$  bus (Y products).

2. The figure in parentheses indicates the number of external interrupts for which STOP mode can be released.

# **CHAPTER 2 PIN FUNCTIONS**

The names and functions of the pins of the V850ES/KF1 are described below, divided into port pins and non-port pins.

The pin I/O buffer power supplies are divided into two systems; AVREF0 and EVDD. The relationship between these power supplies and the pins is shown below.

Power Supply	Corresponding Pins	
AV <sub>REF0</sub>	Port 7	
EVDD	RESET, ports 0, 3 to 5, 9, CM, CS, CT, DL	

Table 2-1. Pin I/O Buffer Power Supplies

## 2.1 List of Pin Functions

(1) Port pins

Pin Name	Pin No.	I/O	On-Chip Pull-up Resistor	Function	Alternate Function
P00	3	I/O	Yes	Port 0	ТОНО
P01	4			I/O port	ТОН1
P02	5			Input/output can be specified in 1-bit units.	NMI
P03	6				INTP0
P04	7				INTP1
P05	17				INTP2
P06	18				INTP3
P30	22	I/O	Yes	Port 3	TXD0
P31	23			I/O port	RXD0
P32	24			Input/output can be specified in 1-bit units. P38 and P39 are fixed to N-ch open-drain	ASCK0
P33	25			output.	TI000/TO00/TIP00 <sup>Note 2</sup> / TOP00 <sup>Note 2</sup>
P34	26				TI001/TIP01 <sup>Note 2</sup> /TOP01 <sup>Note 2</sup>
P35	27				TI010/TO01
P38	28		No <sup>Note 1</sup>		SDA0 <sup>Note 3</sup>
P39	29				SCL0 <sup>Note 3</sup>
P40	19	I/O	Yes	Port 4	SI00
P41	20			I/O port	SO00
P42	21			Input/output can be specified in 1-bit units. P41 and P42 can be specified as N-ch open- drain output in 1-bit units.	SCK00
P50	32	I/O	Yes	Port 5	TI011/RTP00/KR0
P51	33			I/O port	TI50/RTP01/KR1
P52	34			Input/output can be specified in 1-bit units. P54 and P55 can be specified as N-ch open-	TO50/RTP02/KR2
P53	35			drain output in 1-bit units.	SIA0/RTP03/KR3
P54	36				SOA0/RTP04/KR4
P55	37				SCKA0/RTP05/KR5
P70	80	Input	No	Port 7	ANIO
P71	79			Input port	ANI1
P72	78				ANI2
P73	77				ANI3
P74	76				ANI4
P75	75				ANI5
P76	74				ANI6
P77	73				ANI7

**Notes 1.** An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).

**2.** Only in the μPD703211, 703211Y, 70F3211H, 70F3211HY

**3.** Only in products with an I<sup>2</sup>C bus (Y products)

					(2/2)
Pin Name	Pin No.	I/O	On-Chip Pull-up Resistor	Function	Alternate Function
P90	38	I/O	Yes	I/O port	TXD1/KR6
P91	39				RXD1/KR7
P96	40			Input/output can be specified in 1-bit units. P98 and P99 can be specified as N-ch open-	TI51/TO51
P97	41			drain output in 1-bit units.	SI01
P98	42				SO01
P99	43				SCK01
P913	44				INTP4
P914	45				INTP5
P915	46				INTP6
PCM0	49	I/O	No	Port CM	WAIT
PCM1	50			I/O port	CLKOUT
PCM2	51			Input/output can be specified in 1-bit units.	HLDAK
PCM3	52				HLDRQ
PCS0	47	I/O	No	Port CS I/O port	CS0
PCS1	48			Input/output can be specified in 1-bit units.	CS1
PCT0	53	I/O	No	Port CT	WR0
PCT1	54			I/O port Input/output can be specified in 1-bit units.	WR1
PCT4	55				RD
PCT6	56				ASTB
PDL0	57	I/O	No	Port DL	AD0
PDL1	58			I/O port	AD1
PDL2	59			Input/output can be specified in 1-bit units.	AD2
PDL3	60				AD3
PDL4	61				AD4
PDL5	62				AD5/FLMD1 <sup>Note</sup>
PDL6	63				AD6
PDL7	64				AD7
PDL8	65	1			AD8
PDL9	66	1			AD9
PDL10	67	1			AD10
PDL11	68	1			AD11
PDL12	69	1			AD12
PDL13	70	1			AD13
PDL14	71				AD14
PDL15	72	]			AD15

**Note** Only in the *µ*PD70F3210H, 70F3210HY, 70F3211H, 70F3211HY

# (2) Non-port pins

					(1/3)
Pin Name	Pin No.	I/O	On-Chip Pull-up Resistor	Function	Alternate Function
AD0	57	I/O	No	Address/data bus for external memory	PDL0
AD1	58				PDL1
AD2	59				PDL2
AD3	60				PDL3
AD4	61				PDL4
AD5	62				PDL5/FLMD1 <sup>Note 1</sup>
AD6	63				PDL6
AD7	64				PDL7
AD8	65				PDL8
AD9	66				PDL9
AD10	67				PDL10
AD11	68				PDL11
AD12	69				PDL12
AD13	70				PDL13
AD14	71				PDL14
AD15	72				PDL15
ANI0	80	Input	No	Analog voltage input for A/D converter	P70
ANI1	79		-		P71
ANI2	78				P72
ANI3	77				P73
ANI4	76				P74
ANI5	75				P75
ANI6	74				P76
ANI7	73				P77
ASCK0	24	Input	Yes	UART0 serial clock input	P32
ASTB	56	Output	No	Address strobe signal output for external memory	PCT6
AV <sub>REF0</sub>	1	-	-	Reference voltage for A/D converter and positive power supply for alternate-function ports	_
AVss	2	-	_	Ground potential for A/D converter	_
CLKOUT	50	Output	No	Internal system clock output	PCM1
CS0	47	Output	No	Chip select output	PCS0
CS1	48				PCS1
EVDD	31	_	_	Positive power supply for external	-
EVss	30	-	_	Ground potential for external	-
FLMD0 <sup>Note 1</sup>	8	_	_	Flash programming mode setting pin	-
FLMD1 <sup>Note 1</sup>	62				PDL5/AD5
HLDAK	51	Output	No	Bus hold acknowledge output	PCM2
HLDRQ	52	Input	No	Bus hold request input	PCM3
IC <sup>Note 2</sup>	8	_	_	Internally connected	_

Notes 1. Only in the  $\mu$ PD70F3210H, 70F3210HY, 70F3211H, 70F3211HY

2. Only in the mask ROM versions

(2/3)

Pin Name	Pin No.	I/O	On-Chip Pull-up Resistor	Function	Alternate Function
INTP0	6	Input	Yes	External interrupt request input	P03
INTP1	7			(maskable, analog noise elimination)	P04
INTP2	17				P05
INTP3	18				P06
INTP4	44				P913
INTP5	45				P914
INTP6	46				P915
KR0	32	Input	Yes	Key return input	P50/TI011/RTP00
KR1	33				P51/TI50/RTP01
KR2	34				P52/TO50/RTP02
KR3	35				P53/SIA0/RTP03
KR4	36				P54/SOA0/RTP04
KR5	37				P55/SCKA0/RTP05
KR6	38				P90/TXD1
KR7	39				P91/RXD1
NMI	5	Input	Yes	External interrupt input (non-maskable, analog noise elimination)	P02
RD	55	Output	No	Read strobe signal output for external memory	PCT4
REGC	10	_	-	Connecting capacitor for regulator output stabilization	_
RESET	14	Input	_	System reset input	-
RTP00	32	Output	Yes	Real-time output port	P50/TI011/KR0
RTP01	33				P51/TI50/KR1
RTP02	34				P52/TO50/KR2
RTP03	35				P53/SIA0/KR3
RTP04	36				P54/SOA0/KR4
RTP05	37				P55/SCKA0/KR5
RXD0	23	Input	Yes	Serial receive data input for UART0	P31
RXD1	39			Serial receive data input for UART1	P91/KR7
SCK00	21	I/O	Yes	Serial clock I/O for CSI00, CSI01, CSIA0	P42
SCK01	43			N-ch open-drain output can be specified in 1-	P99
SCKA0	42			bit units.	P55/RTP05/KR5
SCL0 <sup>Note 1</sup>	29	I/O	No <sup>Note 2</sup>	Serial clock I/O for I <sup>2</sup> C0 Fixed to N-ch open-drain output	P39
SDA0 <sup>Note 1</sup>	28	I/O	No <sup>Note 2</sup>	Serial transmit/receive data I/O for I <sup>2</sup> C0 Fixed to N-ch open-drain output	P38
SI00	19	Input	Yes	Serial receive data input for CSI00	P40
SI01	41			Serial receive data input for CSI01	P97
SIA0	35			Serial receive data input for CSIA0	P53/RTP03/KR3

**Notes 1.** Only in products with an  $I^2C$  bus (Y products)

2. An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).

Pin Name	Pin No.	I/O	On-Chip Pull-up Resistor	Function	(3/3 Alternate Function
SO00	20	Output	Yes	Serial transmit data output for CSI00, CSI01,	P41
SO01	42			CSIA0	P98
SOA0	36	-		N-ch open-drain output can be specified in 1- bit units.	P54/RTP04/KR4
TI000	25	Input	Yes	Capture trigger input/external event input for TM00	P33/T000/TIP00 <sup>Note 1</sup> /T0P00 <sup>Note 1</sup>
TI001	26			Capture trigger input for TM00	P34/TIP01 <sup>Note 1</sup> /TOP01 <sup>Note 1</sup>
TI010	27			Capture trigger input/external event input for TM01	P35/TO01
TI011	32			Capture trigger input for TM01	P50/RTP00/KR0
TI50	33			External event input for TM50	P51/RTP01/KR1
TI51	40			External event input for TM51	P96/TO51
TIP00 <sup>Note 1</sup>	25			Capture trigger input/external event input/external clock input for TMP0	P33/TI000/TO00/TOP00 <sup>Note 1</sup>
TIP01 <sup>Note 1</sup>	26			Capture trigger input	P34/TI001/TOP01 <sup>Note 1</sup>
TO00	25	Output	Yes	Timer output for TM00	P33/TI000/TIP00 <sup>Note 1</sup> /TOP00 <sup>Note 1</sup>
TO01	27			Timer output for TM01	P35/TI010
TO50	34			Timer output for TM50	P52/RTP02/KR2
TO51	40			Timer output for TM51	P96/TI51
TOH0	3			Timer output for TMH0	P00
TOH1	4			Timer output for TMH1	P01
TOP00 <sup>Note 1</sup>	25			Timer output for TMP0	P33/TI000/TO00/TIP00 <sup>Note 1</sup>
TOP01 <sup>Note 1</sup>	26				P34/TI001/TIP01 <sup>Note 1</sup>
TXD0	22	Output	Yes	Serial transmit data output for UART0	P30
TXD1	38			Serial transmit data output for UART1	P90/KR6
VDD	9	-	-	Positive power supply pin for internal	_
$V_{PP}{}^{Note 2}$	8	-	-	High-voltage application pin for program write/verify	-
Vss	11	-	-	Ground potential for internal	_
WAIT	49	Input	No	External wait input	PCM0
WR0	53	Output	No	Write strobe for external memory (lower 8 bits)	PCT0
WR1	54			Write strobe for external memory (higher 8 bits)	PCT1
X1	12	Input	No	Connecting resonator for main clock	_
X2	13	-	No		-
XT1	15	Input	No	Connecting resonator for subclock	_
XT2	16	_	No		_

Notes 1. Only in the  $\mu\text{PD703211},$  703211Y, 70F3211H, 70F3211HY

**2.** Only in the *μ*PD70F3210, 70F3210Y

## 2.2 Pin Status

The address bus becomes undefined during accesses to the internal RAM and ROM. The data bus goes into the high-impedance state without data output. The external bus control signal becomes inactive.

During peripheral I/O access, the address bus outputs the addresses of the on-chip peripheral I/Os that are accessed. The data bus goes into the high-impedance state without data output. The external bus control signal becomes inactive.

Operating Status Pin	Reset <sup>Note 1</sup>	HALT Mode	IDLE Mode/ STOP Mode	Idle State <sup>Note 2</sup>	Bus Hold
AD0 to AD15 (PDL0 to PDL15)	Hi-Z	Undefined	Hi-Z	Held	Hi-Z
WAIT (PCM0)	Hi-Z	-	-	-	-
CLKOUT (PCM1)	Hi-Z	Operating	L	Operating	Operating
CS0, CS1 (PCS0, PCS1)	Hi-Z	н	н	Held	Hi-Z
WR0, WR1 (PCT0, PCT1)	Hi-Z	н	н	н	Hi-Z
RD (PCT4)	Hi-Z	н	н	Н	Hi-Z
ASTB (PCT6)	Hi-Z	Н	Н	Н	Hi-Z
HLDAK (PCM2)	Hi-Z	Operating	н	Н	L
HLDRQ (PCM3)	Hi-Z	Operating	_	_	Operating

 Table 2-2. Pin Operation Status in Operation Modes

Notes 1. Since the bus control pin is also used as a port pin, it is initialized to the port mode (input) after reset.
 2. The pin statuses in the idle state inserted after the T3 state are listed.

- H: High-level output
- L: Low-level output
- -: Input without sampling (input acknowledgment not possible)

Remark Hi-Z: High impedance

# 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Pin	Alternate Function	Pin No.	I/O Circuit Type	Recommended Connection
P00	ТОН0	3	5-A	Input: Independently connect to EVDD or EVSS
P01	TOH1	4		via a resistor.
P02	NMI	5	5-W	Output: Leave open.
P03 to P06	INTP0 to INTP3	6, 7, 17, 18		
P30	TXD0	22	5-A	
P31	RXD0	23	5-W	
P32	ASCK0	24		
P33	TI000/TO00/TIP00 <sup>Note 1</sup> /TOP00 <sup>Note 1</sup>	25		
P34	TI001/TIP01 <sup>Note 1</sup> /TOP01 <sup>Note 1</sup>	26		
P35	TI010/TO01	27		
P38	SDA0 <sup>Note 2</sup>	28	13-AE <sup>Note 3</sup>	
			13-AD <sup>Note 4</sup>	
P39	SCL0 <sup>Note 2</sup>	29	13-AE <sup>Note 3</sup>	
			13-AD <sup>Note 4</sup>	
P40	SI00	19	5-W	
P41	SO00	20	10-E	
P42	SCK00	21	10-F	
P50	TI011/RTP00/KR0	32	8-A	
P51	TI50/RTP01/KR1	33		
P52	TO50/RTP02/KR2	34		
P53	SIA0/RTP03/KR3	35		
P54	SOA0/RTP04/KR4	36	10-A	
P55	SCKA0/RTP05/KR5	37		
P70 to P77	ANI0 to ANI7	80 to 73	9-C	Connect to AVREFO or AVss.
P90	TXD1/KR6	38	8-A	Input: Independently connect to EVDD or EVSS
P91	RXD1/KR7	39		via a resistor.
P96	TI51/TO51	40	8-A	Output: Leave open.
P97	SI01	41	5-W	
P98	SO01	42	10-E	
P99	SCK01	43	10-F	
P913 to P915	INTP4 to INTP6	44 to 46	5-W	
PCM0	WAIT	49	5	
PCM1	CLKOUT	50		
PCM2	HLDAK	51		
PCM3	HLDRQ	52		
PCS0, PCS1	CS0, CS1	47, 48	5	
PCT0, PCT1	WR0, WR1	53, 54	5	
PCT4	RD	55		
PCT6	ASTB	56		

**Notes 1.** Only in the *µ*PD703211, 703211Y, 70F3211H, 70F3211HY

- **2.** Only in products with an I<sup>2</sup>C bus (Y products)
- 3. Mask ROM version
- 4. Flash memory version

<R>

45

				(2/2)
Pin	Alternate Function	Pin No.	I/O Circuit Type	Recommended Connection
PDL0 to PDL4	AD0 to AD4	57 to 61	5	Input: Independently connect to EVDD or EVSS
PDL5	AD5/FLMD1 <sup>Note 1</sup>	62		via a resistor.
PDL6 to PDL15	AD6 to AD15	63 to 72		Output: Leave open.
AV <sub>REF0</sub>	-	1	-	Directly connect to VDD.
AVss	-	2	-	_
EVDD	-	31	-	_
EVss	_	30	-	_
FLMD0 <sup>Note 1</sup>	_	8	-	Connect to Vss in normal operation mode.
IC <sup>Note 2</sup>	_	8	-	Directly connect to EVss or Vss or pull down with a 10 k $\Omega$ resistor.
RESET	_	14	2	_
VPP <sup>Note 3</sup>	_	8	-	Directly connect to EVss or Vss or pull down with a 10 k $\Omega$ resistor.
Vdd	_	9	-	_
Vss	_	11	-	_
X1	-	12	-	_
X2	_	13	-	_
XT1	-	15	16	Directly connect to Vss <sup>Note 4</sup> .
XT2	_	16	16	Leave open.


Notes 1. Only in the  $\mu$ PD70F3210H, 70F3210HY, 70F3211H, 70F3211HY


2. Only in the μPD703208, 703208Y, 703209, 703209Y, 703210, 703210Y, 703211, 703211Y

**3.** Only in the *μ*PD70F3210, 70F3210Y

4. Be sure to set the PSMR.XTSTP bit to 1 when this pin is not used.

# 2.4 Pin I/O Circuits





Remark Read VDD as EVDD. Also, read Vss as EVss.

# **CHAPTER 3 CPU FUNCTIONS**

The CPU of the V850ES/KF1 is based on the RISC architecture and executes most instructions in one clock cycle by using 5-stage pipeline control.

# 3.1 Features

O Number of instructions: 8		83
O Minimum instruc	tion execution time:	: 50.0 ns (@ 20 MHz operation: 4.5 to 5.5 V, REGC = VDD)
		62.5 ns (@ 16 MHz operation: 4.0 to 5.5 V, REGC = 10 $\mu$ F)
		100 ns (@ 10 MHz operation: 2.7 to 5.5 V, REGC = VDD)
O Memory space	Program (physical	al address) space: 64 MB linear
	Data (logical addre	ress) space: 4 GB linear
	<ul> <li>Memory block d</li> </ul>	division function: 64 KB, 64 KB/Total of 2 blocks
O General-purpose	e registers: 32 bits $ imes$	× 32

- O Internal 32-bit architecture
- O 5-stage pipeline control
- O Multiply/divide instructions
- O Saturated operation instructions
- O 32-bit shift instruction: 1 clock
- O Load/store instruction with long/short format
- O Four types of bit manipulation instructions
  - SET1
  - CLR1
  - NOT1
  - TST1

# 3.2 CPU Register Set

The CPU registers of the V850ES/KF1 can be classified into two categories: a general-purpose program register set and a dedicated system register set. All the registers have 32-bit width.

For details, refer to the V850ES Architecture User's Manual.

(1) Program register set	(2) System register set
31 C	<u>)</u> <u>31</u>
r0 (Zero register)	EIPC (Interrupt status saving register)
r1 (Assembler-reserved register)	EIPSW (Interrupt status saving register)
r2	
r3 (Stack pointer (SP))	FEPC (NMI status saving register)
r4 (Global pointer (GP))	FEPSW (NMI status saving register)
r5 (Text pointer (TP))	
r6	ECR (Interrupt source register)
r7	
r8	PSW (Program status word)
r9	
r10	CTPC (CALLT execution status saving register)
r11	
r12	CTPSW (CALLT execution status saving register)
r13	
r14	DBPC (Exception/debug trap status saving register
r15	DBPSW (Exception/debug trap status saving register
r16	
r17	CTBP (CALLT base pointer)
r18	
r19	
r20	
r21	
r22	
r23	
r24	
r25	
r26	
r27	
r28	
r29	
r30 (Element pointer (EP))	
r31 (Link pointer (LP))	
	-
31 0	
PC (Program counter)	

### 3.2.1 Program register set

The program register set includes general-purpose registers and a program counter.

#### (1) General-purpose registers (r0 to r31)

Thirty-two general-purpose registers, r0 to r31, are available. All of these registers can be used as a data variable or address variable.

However, r0 and r30 are implicitly used by instructions and care must be exercised when using these registers. r0 always holds 0 and is used for operations that use 0 and offset 0 addressing. r30 is used as a base pointer when performing memory access with the SLD and SST instructions.


Also, r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. Therefore, before using these registers, their contents must be saved so that they are not lost, and they must be restored to the registers after the registers have been used. There are cases when r2 is used by the real-time OS. If r2 is not used by the real-time OS, r2 can be used as a variable register.

Name	Usage	Operation		
r0	Zero register	Always holds 0		
r1	Assembler-reserved register	Working register for generating 32-bit immediate		
r2	Address/data variable register (w	hen r2 is not used by the real-time OS to be used)		
r3	Stack pointer	Used to generate stack frame when function is called		
r4	Global pointer	Used to access global variable in data area		
r5	Text pointer	Register to indicate the start of the text area (area for placing program code)		
r6 to r29	Address/data variable register			
r30	Element pointer	Base pointer when memory is accessed		
r31	Link pointer	Used by compiler when calling function		
PC	Program counter	Holds instruction address during program execution		

### Table 3-1. Program Registers

#### (2) Program counter (PC)

This register holds the address of the instruction under execution. The lower 26 bits of this register are valid, and bits 31 to 26 are fixed to 0. If a carry occurs from bit 25 to bit 26, it is ignored. Bit 0 is fixed to 0, and branching to an odd address cannot be performed.



## 3.2.2 System register set

System registers control the status of the CPU and hold interrupt information.

Read from and write to system registers are performed by setting the system register numbers shown below with the system register load/store instructions (LDSR, STSR instructions).

	System	System Register Name	Operand Specif	Operand Specification Enabled			
	Register No.		LDSR Instruction	STSR Instruction			
	0	Interrupt status saving register (EIPC) <sup>Note 1</sup>	Yes	Yes			
	1	Interrupt status saving register (EIPSW) <sup>Note 1</sup>	Yes	Yes			
	2	NMI status saving register (FEPC) <sup>Note 1</sup>	Yes	Yes			
	3	NMI status saving register (FEPSW) <sup>Note 1</sup>	Yes	Yes			
	4	Interrupt source register (ECR)	No	Yes			
	5	Program status word (PSW)	Yes	Yes			
	6 to 15	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No			
	16	CALLT execution status saving register (CTPC)	Yes	Yes			
	17	CALLT execution status saving register (CTPSW)	Yes	Yes			
<r></r>	18	Exception/debug trap status saving register (DBPC)	Yes <sup>Note 2</sup>	Yes <sup>Note 2</sup>			
<r></r>	19	Exception/debug trap status saving register (DBPSW)	Yes <sup>Note 2</sup>	Yes <sup>Note 2</sup>			
	20	CALLT base pointer (CTBP)	Yes	Yes			
	21 to 31	Reserved numbers for future function expansion (The operation is not guaranteed if accessed.)	No	No			

### Table 3-2. System Register Numbers

**Notes 1.** Since only one set of these registers is available, the contents of this register must be saved by the program when multiple interrupt servicing is enabled.

2. These registers can be accessed only during the interval between the execution of the DBTRAP instruction or illegal opcode and the DBRET instruction.

Caution Even if bit 0 of EIPC, FEPC, or CTPC is set (1) by the LDSR instruction, bit 0 is ignored during return with the RETI instruction following interrupt servicing (because bit 0 of PC is fixed to 0). When setting a value to EIPC, FEPC, and CTPC, set an even number (bit 0 = 0).

### (1) Interrupt status saving registers (EIPC, EIPSW)

There are two interrupt status saving registers, EIPC and EIPSW.


Upon occurrence of a software exception or a maskable interrupt, the contents of the program counter (PC) are saved to EIPC and the contents of the program status word (PSW) are saved to EIPSW (upon occurrence of a non-maskable interrupt (NMI), the contents are saved to the NMI status saving registers (FEPC, FEPSW)). The address of the next instruction following the instruction executed when a software exception or maskable interrupt occurs is saved to EIPC, except for some instructions (refer to **21.9 Period in Which Interrupts Are Not Acknowledged by CPU**).

The current PSW contents are saved to EIPSW.

Since there is only one set of interrupt status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is enabled.

Bits 31 to 26 of EIPC and bits 31 to 8 of EIPSW are reserved (fixed to 0) for future function expansion.

When the RETI instruction is executed, the values in EIPC and EIPSW are restored to the PC and PSW, respectively.



# (2) NMI status saving registers (FEPC, FEPSW)

There are two NMI status saving registers, FEPC and FEPSW.


Upon occurrence of a non-maskable interrupt (NMI), the contents of the program counter (PC) are saved to FEPC and the contents of the program status word (PSW) are saved to FEPSW.

The address of the next instruction following the instruction executed when a non-maskable interrupt occurs is saved to FEPC, except for some instructions.

The current PSW contents are saved to FEPSW.


Since there is only one set of NMI status saving registers, the contents of these registers must be saved by the program when multiple interrupt servicing is performed.

Bits 31 to 26 of FEPC and bits 31 to 8 of FEPSW are reserved (fixed to 0) for future function expansion.



## (3) Interrupt source register (ECR)

Upon occurrence of an interrupt or an exception, the interrupt source register (ECR) holds the source of an interrupt or an exception. The value held by ECR is the exception code coded for each interrupt source. This register is a read-only register, and thus data cannot be written to it using the LDSR instruction.



## (4) Program status word (PSW)

The program status word (PSW) is a collection of flags that indicate the program status (instruction execution result) and the CPU status.

When the contents of this register are changed using the LDSR instruction, the new contents become valid immediately following completion of LDSR instruction execution. Interrupt request acknowledgment is held pending while a write to the PSW is being executed by the LDSR instruction.

Bits 31 to 8 are reserved (fixed to 0) for future function expansion.

	31	876543210
PSW		RFU NP EP ID SAT CY OV S Z After reset 00000020H
Bit position	Flag name	Description
31 to 8	RFU	Reserved field. Fixed to 0.
7	NP	<ul> <li>Indicates that non-maskable interrupt (NMI) servicing is in progress. This flag is set to 1 when an NMI request is acknowledged, and disables multiple interrupts.</li> <li>0: NMI servicing not in progress</li> <li>1: NMI servicing in progress</li> </ul>
6	EP	<ul> <li>Indicates that exception processing is in progress. This flag is set to 1 when an exception occurs. Moreover, interrupt requests can be acknowledged even when this bit is set.</li> <li>0: Exception processing not in progress</li> <li>1: Exception processing in progress</li> </ul>
5	ID	Indicates whether maskable interrupt request acknowledgment is enabled. 0: Interrupt enabled 1: Interrupt disabled
4	SAT <sup>Note</sup>	Indicates that the result of executing a saturated operation instruction has overflowed and that the calculation result is saturated. Since this is a cumulative flag, it is set to 1 when the result of a saturated operation instruction becomes saturated, and it is not cleared to 0 even if the operation results of successive instructions do not become saturated. This flag is neither set nor cleared when arithmetic operation instructions are executed. 0: Not saturated 1: Saturated
3	CY	Indicates whether carry or borrow occurred as the result of an operation. 0: No carry or borrow occurred 1: Carry or borrow occurred
2	OV <sup>Note</sup>	Indicates whether overflow occurred during an operation. 0: No overflow occurred 1: Overflow occurred.
1	S <sup>Note</sup>	Indicates whether the result of an operation is negative. 0: Operation result is positive or 0. 1: Operation result is negative.
0	Z	Indicates whether operation result is 0. 0: Operation result is not 0. 1: Operation result is 0.

ote	During saturated operation, the saturation flag and S flag. The SAT flag is set (to	•		-	
	Operation result status		Flag status		Saturated
		SAT	OV	S	operation result
	Maximum positive value exceeded	1	1	0	7FFFFFFH
	Maximum negative value exceeded	1	1	1	8000000H
	Positive (maximum value not exceeded)	Holds value	0	0	Actual operation
	Negative (maximum value not exceeded)	before operation		1	result


## (5) CALLT execution status saving registers (CTPC, CTPSW)

There are two CALLT execution status saving registers, CTPC and CTPSW.

When the CALLT instruction is executed, the contents of the program counter (PC) are saved to CTPC, and the program status word (PSW) contents are saved to CTPSW.

The contents saved to CTPC consist of the address of the next instruction after the CALLT instruction. The current PSW contents are saved to CTPSW.

Bits 31 to 26 of CTPC and bits 31 to 8 of CTPSW are reserved (fixed to 0) for future function expansion.



## (6) Exception/debug trap status saving registers (DBPC, DBPSW)


There are two exception/debug trap status saving registers, DBPC and DBPSW.

Upon occurrence of an exception trap or debug trap, the contents of the program counter (PC) are saved to DBPC, and the program status word (PSW) contents are saved to DBPSW.

The contents saved to DBPC consist of the address of the next instruction after the instruction executed when an exception trap or debug trap occurs.

The current PSW contents are saved to DBPSW.


Bits 31 to 26 of DBPC and bits 31 to 8 of DBPSW are reserved (fixed to 0) for future function expansion.



# (7) CALLT base pointer (CTBP)

The CALLT base pointer (CTBP) is used to specify table addresses and generate target addresses (bit 0 is fixed to 0).

Bits 31 to 26 are reserved (fixed to 0) for future function expansion.



# 3.3 Operating Modes

The V850ES/KF1 has the following operating modes.

## (1) Normal operating mode

After the system has been released from the reset state, the pins related to the bus interface are set to the port mode, execution branches to the reset entry address of the internal ROM, and instruction processing is started.

## (2) Flash memory programming mode

This mode is valid only in flash memory versions ( $\mu$ PD70F3210, 70F3210Y, 70F3210H, 70F3210HY, 70F3211HY).

When this mode is specified, the internal flash memory can be programmed by using a flash programmer.

#### (a) Specifying operating mode

# (i) *μ*PD70F3210, 70F3210Υ

The internal flash memory can be written or erased when 10 V  $\pm 0.3$  V is applied to the VPP pin.

VPP	Operating Mode	
0	Normal operating mode	
10 V ±0.3 V	Flash memory programming mode	
Vdd	Setting prohibited	

## (ii) *µ*PD70F3210H, 70F3210HY, 70F3211H, 70F3211HY

The operating mode is specified according to the status (input level) of the FLMD0 and FLMD1 pins. In the normal operating mode, input a low level to the FLMD0 pin during the reset period.

A high level is input to the FLMD0 pin by the flash programmer in the flash memory programming mode if a flash programmer is connected. In the self-programming mode, input a high level to this pin from an external circuit.

Fix the specification of these pins in the application system and do not change the setting of these pins during operation.

FLMD0	FLMD1	Operating Mode
L	×	Normal operating mode
н	L	Flash memory programming mode
Н	Н	Setting prohibited

Remark H: High level

L: Low level


×: don't care

## 3.4 Address Space

### 3.4.1 CPU address space

For instruction addressing, up to a combined total of 16 MB of external memory area and internal ROM area, plus an internal RAM area, are supported in a linear address space (program space) of up to 64 MB. For operand addressing (data access), up to 4 GB of a linear address space (data space) is supported. The 4 GB address space, however, is viewed as 64 images of a 64 MB physical address space. This means that the same 64 MB physical address space is accessed regardless of the value of bits 31 to 26.






## 3.4.2 Wraparound of CPU address space

## (1) Program space

Of the 32 bits of the program counter (PC), the higher 6 bits are fixed to 0 and only the lower 26 bits are valid. Even if a carry or borrow occurs from bit 25 to bit 26 as a result of branch address calculation, the higher 6 bits ignore this and remain 0.

Therefore, the lower-limit address of the program space, 00000000H, and the upper-limit address, 03FFFFFFH, are contiguous addresses, and the program space is wrapped around at the boundary of these addresses.


Caution No instructions can be fetched from the 4 KB area of 03FFF000H to 03FFFFFH because this area is an on-chip peripheral I/O area. Therefore, do not execute any branch operation instructions in which the destination address will reside in any part of this area.



## (2) Data space


The result of an operand address calculation that exceeds 32 bits is ignored.

Therefore, the lower-limit address of the data space, address 0000000H, and the upper-limit address, FFFFFFH, are contiguous addresses, and the data space is wrapped around at the boundary of these addresses.



## 3.4.3 Memory map

The V850ES/KF1 has reserved areas as shown below.








Figure 3-3. Program Memory Map

## 3.4.4 Areas

## (1) Internal ROM area


An area of 1 MB from 0000000H to 00FFFFFH is reserved for the internal ROM area.

### (a) Internal ROM (256 KB)

A 256 KB area from 0000000H to 003FFFFH is provided in the following products. Addresses 0040000H to 00FFFFFH are an access-prohibited area.

• μPD703211, 703211Y, 70F3211H, 70F3211HY






## (b) Internal ROM (128 KB)

A 128 KB area from 0000000H to 001FFFFH is provided in the following products. Addresses 0020000H to 00FFFFFH are an access-prohibited area.

• μPD703210, 703210Y, 70F3210, 70F3210Y, 70F3210H, 70F3210HY


#### Figure 3-5. Internal ROM Area (128 KB)



# (c) Internal ROM (96 KB)

A 96 KB area from 0000000H to 0017FFFH is provided in the following products. Addresses 0018000H to 00FFFFFH are an access-prohibited area.

• *μ*PD703209, 703209Υ






## (d) Internal ROM (64 KB)

A 64 KB area from 0000000H to 000FFFFH is provided in the following products. Addresses 0010000H to 00FFFFFH are an access-prohibited area.

• *μ*PD703208, 703208Υ





### (2) Internal RAM area

An area of 60 KB maximum from 3FF0000H to 3FFEFFFH is reserved for the internal RAM area.


#### (a) Internal RAM (12 KB)

A 12 KB area from 3FFC000H to 3FFEFFFH is provided as physical internal RAM in the following products.

Addresses 3FF0000H to 3FFBFFFH are an access-prohibited area.

• μPD703211, 703211Y, 70F3211H, 70F3211HY






#### (b) Internal RAM (6 KB)

A 6 KB area from 3FFD800H to 3FFEFFFH is provided as physical internal RAM in the following products. Addresses 3FF0000H to 3FFD7FFH are an access-prohibited area.

• *μ*PD703210, 703210Y, 70F3210, 70F3210Y, 70F3210H, 70F3210HY


Figure 3-9.	Internal	RAM	Area	(6 KB)
-------------	----------	-----	------	--------



# (c) Internal RAM (4 KB)

A 4 KB area from 3FFE000H to 3FFEFFFH is provided as physical internal RAM in the following products. Addresses 3FF0000H to 3FFD7FFH are an access-prohibited area.

• μPD703208, 703208Y, 703209, 703209Y



#### Figure 3-10. Internal RAM Area (4 KB)

## (3) On-chip peripheral I/O area

A 4 KB area from 3FFF000H to 3FFFFFH is reserved as the on-chip peripheral I/O area.

Physical address space	1	Logical address space
3FFFFFH		FFFFFFH
	On-chip peripheral I/O area (4 KB)	
3FFF000H		FFF000H
	•	

### Figure 3-11. On-Chip Peripheral I/O Area

Peripheral I/O registers assigned with functions such as on-chip peripheral I/O operation mode specification and state monitoring are mapped to the on-chip peripheral I/O area. Program fetches are not allowed in this area.

- Cautions 1. If word access of a register is attempted, halfword access to the word area is performed twice, first for the lower bits, then for the higher bits, ignoring the lower 2 address bits.
  - 2. If a register that can be accessed in byte units is accessed in halfword units, the higher 8 bits become undefined if the access is a read operation. If a write access is performed, only the data in the lower 8 bits is written to the register.
  - 3. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.

#### (4) External memory area

128 KB (0100000H to 010FFFFH/0200000H to 020FFFFH) are provided as the external memory area. For details, refer to **CHAPTER 5 BUS CONTROL FUNCTION**.

#### 3.4.5 Recommended use of address space

The architecture of the V850ES/KF1 requires that a register that serves as a pointer be secured for address generation when operand data in the data space is accessed. The address stored in this pointer ±32 KB can be directly accessed by an instruction for operand data. Because the number of general-purpose registers that can be used as a pointer is limited, however, by keeping the performance from dropping during address calculation when a pointer value is changed, as many general-purpose registers as possible can be secured for variables, and the program size can be reduced.

#### (1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Regarding the program space, therefore, a 64 MB space of contiguous addresses starting from 0000000H unconditionally corresponds to the memory map.

To use the internal RAM area as the program space, access following addresses.

RAM Size	Access Address
4 KB	3FFE000H to 3FFEFFFH
6 KB	3FFD800H to 3FFEFFFH
12 KB	3FFC000H to 3FFEFFH


### (2) Data space

With the V850ES/KF1, it seems that there are sixty-four 64 MB address spaces on the 4 GB CPU address space. Therefore, the least significant bit (bit 25) of a 26-bit address is sign-extended to 32 bits and allocated as an address.


#### (a) Application example of wraparound

If R = r0 (zero register) is specified for the LD/ST disp16 [R] instruction, a range of addresses 00000000H ±32 KB can be addressed by sign-extended disp16. All the resources, including the internal hardware, can be addressed by one pointer.

The zero register (r0) is a register fixed to 0 by hardware, and practically eliminates the need for registers dedicated to pointers.



Example: µPD703210, 703210Y





**Remarks 1.** ‡ indicates the recommended area.

2. This figure is the recommended memory map of the  $\mu$ PD703210 and 703210Y.

# 3.4.6 Peripheral I/O registers

Address	Function Register Name	Symbol	R/W	Operable Bit Unit			After Reset
				1	8	16	
FFFFF004H	Port DL register	PDL	R/W				0000H <sup>Note 1</sup>
FFFFF004H	Port DL register L	PDLL	R/W	$\checkmark$			00H <sup>Note 1</sup>
FFFFF005H	Port DL register H	PDLH	R/W	$\checkmark$			00H <sup>Note 1</sup>
FFFFF008H	Port CS register	PCS	R/W	$\checkmark$			00H <sup>Note 1</sup>
FFFFF00AH	Port CT register	PCT	R/W	$\checkmark$			00H <sup>Note 1</sup>
FFFFF00CH	Port CM register	PCM	R/W	$\checkmark$			00H <sup>Note 1</sup>
FFFFF024H	Port DL mode register	PMDL	R/W				FFFFH
FFFFF024H	Port DL mode register L	PMDLL	R/W	$\checkmark$			FFH
FFFFF025H	Port DL mode register H	PMDLH	R/W	$\checkmark$			FFH
FFFFF028H	Port CS mode register	PMCS	R/W	$\checkmark$			FFH
FFFFF02AH	Port CT mode register	PMCT	R/W	$\checkmark$			FFH
FFFFF02CH	Port CM mode register	PMCM	R/W	$\checkmark$	$\checkmark$		FFH
FFFFF044H	Port DL mode control register	PMCDL	R/W				0000H
FFFFF044H	Port DL mode control register L	PMCDLL	R/W	$\checkmark$			00H
FFFFF045H	P ort DL mode control register H	PMCDLH	R/W	$\checkmark$			00H
FFFFF048H	Port CS mode control register	PMCCS	R/W	$\checkmark$			00H
FFFFF04AH	Port CT mode control register	PMCCT	R/W				00H
FFFFF04CH	Port CM mode control register	PMCCM	R/W	$\checkmark$			00H
FFFFF066H	Bus size configuration register	BSC	R/W				5555H
FFFFF06EH	System wait control register	VSWC	R/W				77H
FFFFF100H	Interrupt mask register 0	IMR0	R/W				FFFFH
FFFFF100H	Interrupt mask register 0L	IMR0L	R/W				FFH
FFFFF101H	Interrupt mask register 0H	IMR0H	R/W				FFH
FFFFF102H	Interrupt mask register 1	IMR1	R/W				FFFFH
FFFFF102H	Interrupt mask register 1L	IMR1L	R/W				FFH
FFFFF103H	Interrupt mask register 1H	IMR1H	R/W	$\checkmark$			FFH
FFFFF106H	Interrupt mask register 3	IMR3 <sup>Note 2</sup>	R/W				FFFFH
FFFFF106H	Interrupt mask register 3L	IMR3L <sup>Note 2</sup>	R/W	$\checkmark$			FFH
FFFFF110H	Interrupt control register	WDT1IC	R/W	$\checkmark$			47H
FFFFF112H	Interrupt control register	PIC0	R/W	$\checkmark$			47H
FFFFF114H	Interrupt control register	PIC1	R/W				47H
FFFFF116H	Interrupt control register	PIC2	R/W				47H
FFFFF118H	Interrupt control register	PIC3	R/W	$\checkmark$	$\checkmark$		47H
FFFFF11AH	Interrupt control register	PIC4	R/W				47H
FFFFF11CH	Interrupt control register	PIC5	R/W	$\checkmark$	$\checkmark$		47H
FFFFF11EH	Interrupt control register	PIC6	R/W	$\checkmark$	$\checkmark$		47H
FFFFF120H	Interrupt control register	TM0IC00	R/W				47H
FFFFF122H	Interrupt control register	TM0IC01	R/W				47H
FFFFF124H	Interrupt control register	TM0IC10	R/W	$\checkmark$	$\checkmark$		47H
FFFFF126H	Interrupt control register	TM0IC11	R/W				47H

Notes 1. The output latch is 00H or 0000H. When input, the pin status is read.

**2.** Only in the  $\mu$ PD703211, 703211Y, 70F3211H, 70F3211HY

Address	Function Register Name	Symbol	R/W	V Operable Bit Un			After Reset
				1	8	16	
FFFFF128H	Interrupt control register	TM5IC0	R/W	$\checkmark$	$\checkmark$		47H
FFFFF12AH	Interrupt control register	TM5IC1	R/W		$\checkmark$		47H
FFFFF12CH	Interrupt control register	CSI0IC0	R/W		$\checkmark$		47H
FFFFF12EH	Interrupt control register	CSI0IC1	R/W		$\checkmark$		47H
FFFFF130H	Interrupt control register	SREIC0	R/W		$\checkmark$		47H
FFFFF132H	Interrupt control register	SRIC0	R/W		$\checkmark$		47H
FFFFF134H	Interrupt control register	STIC0	R/W				47H
FFFFF136H	Interrupt control register	SREIC1	R/W				47H
FFFFF138H	Interrupt control register	SRIC1	R/W		$\checkmark$		47H
FFFFF13AH	Interrupt control register	STIC1	R/W		$\checkmark$		47H
FFFFF13CH	Interrupt control register	TMHIC0	R/W		$\checkmark$		47H
FFFFF13EH	Interrupt control register	TMHIC1	R/W				47H
FFFFF140H	Interrupt control register	CSIAIC0	R/W		$\checkmark$		47H
FFFFF142H	Interrupt control register	IICIC0 <sup>Note 1</sup>	R/W		$\checkmark$		47H
FFFFF144H	Interrupt control register	ADIC	R/W		$\checkmark$		47H
FFFFF146H	Interrupt control register	KRIC	R/W		$\checkmark$		47H
FFFFF148H	Interrupt control register	WTIIC	R/W		$\checkmark$		47H
FFFFF14AH	Interrupt control register	WTIC	R/W		$\checkmark$		47H
FFFFF14CH	Interrupt control register	BRGIC	R/W				47H
FFFFF174H	Interrupt control register	TP00VIC <sup>Note 2</sup>	R/W				47H
FFFFF176H	Interrupt control register	TP0CCIC0 <sup>Note 2</sup>	R/W		$\checkmark$		47H
FFFFF178H	Interrupt control register	TP0CCIC1 <sup>Note 2</sup>	R/W				47H
FFFFF1FAH	In-service priority register	ISPR	R		$\checkmark$		00H
FFFFF1FCH	Command register	PRCMD	W		$\checkmark$		Undefined
FFFFF1FEH	Power save control register	PSC	R/W				00H
FFFFF200H	A/D converter mode register	ADM	R/W		$\checkmark$		00H
FFFFF201H	Analog input channel specification register	ADS	R/W				00H
FFFFF202H	Power fail comparison mode register	PFM	R/W		$\checkmark$		00H
FFFFF203H	Power fail comparison threshold register	PFT	R/W		$\checkmark$		00H
FFFFF204H	A/D conversion result register	ADCR	R			$\checkmark$	Undefined
FFFFF205H	A/D conversion result register H	ADCRH	R				Undefined
FFFFF300H	Key return mode register	KRM	R/W				00H
FFFFF400H	Port 0 register	P0	R/W		$\checkmark$		00H <sup>Note 3</sup>
FFFFF406H	Port 3 register	P3	R/W				0000H <sup>Note 3</sup>
FFFFF406H	Port 3 register L	P3L	R/W				00H <sup>Note 3</sup>
FFFFF407H	Port 3 register H	РЗН	R/W				00H <sup>Note 3</sup>
FFFFF408H	Port 4 register	P4	R/W				00H <sup>Note 3</sup>
FFFFF40AH	Port 5 register	P5	R/W			1	00H <sup>Note 3</sup>
FFFFF40EH	Port 7 register	P7	R	Ì			Undefined

**Notes 1.** Only in products with an  $I^2C$  bus (Y products)

**2.** Only in the μPD703211, 703211Y, 70F3211H, 70F3211HY

**3.** The output latch is 00H or 0000H. When input, the pin status is read.

Address	Function Register Name	Symbol	R/W	Oper	able B	lit Unit	(3/8 After Reset	
				1	8	16		
FFFFF412H	Port 9 register	P9	R/W				0000H <sup>Note 1</sup>	
FFFFF412H	Port 9 register L	P9L	R/W				00H <sup>Note 1</sup>	
FFFFF413H	Port 9 register H	P9H	R/W				00H <sup>Note 1</sup>	
FFFFF420H	Port 0 mode register	PM0	R/W				FFH	
FFFFF426H	Port 3 mode register	PM3	R/W				FFFFH	
FFFFF426H	Port 3 mode register L	PM3L	R/W	$\checkmark$	$\checkmark$		FFH	
FFFFF427H	Port 3 mode register H	РМЗН	R/W				FFH	
FFFFF428H	Port 4 mode register	PM4	R/W				FFH	
FFFFF42AH	Port 5 mode register	PM5	R/W				FFH	
FFFFF432H	Port 9 mode register	PM9	R/W				FFFFH	
FFFFF432H	Port 9 mode register L	PM9L	R/W				FFH	
FFFFF433H	Port 9 mode register H	PM9H	R/W				FFH	
FFFFF440H	Port 0 mode control register	PMC0	R/W				00H	
FFFFF446H	Port 3 mode control register	PMC3	R/W				0000H	
FFFFF446H	Port 3 mode control register L	PMC3L	R/W				00H	
FFFFF447H	Port 3 mode control register H	PMC3H	R/W				00H	
FFFFF448H	Port 4 mode control register	PMC4	R/W				00H	
FFFFF44AH	Port 5 mode control register	PMC5	R/W				00H	
FFFFF452H	Port 9 mode control register	PMC9	R/W				0000H	
FFFFF452H	Port 9 mode control register L	PMC9L	R/W				00H	
FFFFF453H	Port 9 mode control register H	PMC9H	R/W				00H	
FFFFF466H	Port 3 function control register	PFC3	R/W				00H	
FFFFF46AH	Port 5 function control register	PFC5	R/W				00H	
FFFFF472H	Port 9 function control register	PFC9	R/W				0000H	
FFFFF472H	Port 9 function control register L	PFC9L	R/W				00H	
FFFFF473H	Port 9 function control register H	PFC9H	R/W				00H	
FFFFF484H	Data wait control register 0	DWC0	R/W				7777H	
FFFFF488H	Address wait control register	AWC	R/W				FFFFH	
FFFFF48AH	Bus cycle control register	BCC	R/W				AAAAH	
FFFFF580H	8-bit timer H mode register 0	TMHMD0	R/W				00H	
FFFFF581H	8-bit timer H carrier control register 0	TMCYC0	R/W				00H	
FFFF582H	8-bit timer H compare register 00	CMP00	R/W				00H	
FFFFF583H	8-bit timer H compare register 01	CMP01	R/W				00H	
FFFFF590H	8-bit timer H mode register 1	TMHMD1	R/W				00H	
FFFFF591H	8-bit timer H carrier control register 1	TMCYC1	R/W				00H	
FFFFF592H	8-bit timer H compare register 10	CMP10	R/W	l		l	00H	
FFFFF593H	8-bit timer H compare register 11	CMP11	R/W				00H	
FFFFF5A0H	TMP0 control register 0	TP0CTL0 <sup>Note 2</sup>	R/W				00H	
FFFFF5A1H	TMP0 control register 1	TP0CTL1 <sup>Note 2</sup>	R/W				00H	
FFFF5A2H	TMP0 I/O control register 0	TP0IOC0 <sup>Note 2</sup>	R/W				00H	
FFFF5A3H	TMP0 I/O control register 1	TP0IOC1 <sup>Note 2</sup>	R/W				00H	

Notes 1. The output latch is 00H or 0000H. When input, the pin status is read.

**2.** Only in the  $\mu$ PD703211, 703211Y, 70F3211H, 70F3211HY

Address	Function Register Name	Symbol	R/W	Operable Bit Unit			After Reset
				1	8	16	
FFFFF5A4H	TMP0 I/O control register 2	TP0IOC2 <sup>Note</sup>	R/W	$\checkmark$	$\checkmark$		00H
FFFFF5A5H	TMP0 option register 0	TP0OPT0 <sup>Note</sup>	R/W				00H
FFFFF5A6H	TMP0 capture/compare register 0	TP0CCR0 <sup>Note</sup>	R/W			$\checkmark$	0000H
FFFFF5A8H	TMP0 capture/compare register 1	TP0CCR1 <sup>Note</sup>	R/W			$\checkmark$	0000H
FFFF5AAH	TMP0 counter read buffer register	TP0CNT <sup>Note</sup>	R			$\checkmark$	0000H
FFFF5C0H	16-bit timer counter 5	TM5	R			$\checkmark$	0000H
FFFFF5C0H	8-bit timer counter 50	TM50	R		$\checkmark$		00H
FFFFF5C1H	8-bit timer counter 51	TM51	R		$\checkmark$		00H
FFFFF5C2H	16-bit timer compare register 5	CR5	R/W			$\checkmark$	0000H
FFFFF5C2H	8-bit timer compare register 50	CR50	R/W		$\checkmark$		00H
FFFFF5C3H	8-bit timer compare register 51	CR51	R/W		$\checkmark$		00H
FFFFF5C4H	Timer clock selection register 5	TCL5	R/W			$\checkmark$	0000H
FFFFF5C4H	Timer clock selection register 50	TCL50	R/W		$\checkmark$		00H
FFFFF5C5H	Timer clock selection register 51	TCL51	R/W				00H
FFFF5C6H	16-bit timer mode control register 5	TMC5	R/W			$\checkmark$	0000H
FFFF5C6H	8-bit timer mode control register 50	TMC50	R/W				00H
FFFFF5C7H	8-bit timer mode control register 51	TMC51	R/W				00H
FFFF600H	16-bit timer counter 00	TM00	R			$\checkmark$	0000H
FFFF602H	16-bit timer capture/compare register 000	CR000	R/W			$\checkmark$	0000H
FFFF604H	16-bit timer capture/compare register 001	CR001	R/W			$\checkmark$	0000H
FFFFF606H	16-bit timer mode control register 00	TMC00	R/W	$\checkmark$	$\checkmark$		00H
FFFFF607H	Prescaler mode register 00	PRM00	R/W	$\checkmark$	$\checkmark$		00H
FFFFF608H	Capture/compare control register 00	CRC00	R/W	$\checkmark$	$\checkmark$		00H
FFFFF609H	16-bit timer output control register 00	TOC00	R/W	$\checkmark$	$\checkmark$		00H
FFFFF610H	16-bit timer counter 01	TM01	R			$\checkmark$	0000H
FFFFF612H	16-bit timer capture/compare register 010	CR010	R/W			$\checkmark$	0000H
FFFFF614H	16-bit timer capture/compare register 011	CR011	R/W			$\checkmark$	0000H
FFFFF616H	16-bit timer mode control register 01	TMC01	R/W	$\checkmark$	$\checkmark$		00H
FFFFF617H	Prescaler mode register 01	PRM01	R/W	$\checkmark$			00H
FFFFF618H	Capture/compare control register 01	CRC01	R/W	$\checkmark$			00H
FFFFF619H	16-bit timer output control register 01	TOC01	R/W	$\checkmark$	$\checkmark$		00H
FFFFF680H	Watch timer operation mode register	WTM	R/W	$\checkmark$	$\checkmark$		00H
FFFF6C0H	Oscillation stabilization time select register	OSTS	R/W		$\checkmark$		01H
FFFFF6C1H	Watchdog timer clock selection register	WDCS	R/W		$\checkmark$		00H
FFFF6C2H	Watchdog timer mode register 1	WDTM1	R/W	$\checkmark$	$\checkmark$		00H
FFFF6D0H	Watchdog timer mode register 2	WDTM2	R/W		$\checkmark$		67H
FFFFF6D1H	Watchdog timer enable register	WDTE	R/W		$\checkmark$		9AH
FFFF6E0H	Real-time output buffer register L0	RTBL0	R/W	$\checkmark$	$\checkmark$		00H
FFFFF6E2H	Real-time output buffer register H0	RTBH0	R/W	$\checkmark$	$\checkmark$		00H
FFFFF6E4H	Real-time output port mode register 0	RTPM0	R/W	$\checkmark$	$\checkmark$		00H
FFFFF6E5H	Real-time output port control register 0	RTPC0	R/W				00H

**Note** Only in the *µ*PD703211, 703211Y, 70F3211H, 70F3211HY

Address	Function Register Name	Symbol	R/W	Operable Bit Unit				After Reset
				1	8	16	32	
FFFFF706H	Port 3 function control expansion register	PFCE3 <sup>Note</sup>	R/W	$\checkmark$	$\checkmark$			00H
FFFFF802H	System status register	SYS	R/W					00H
FFFFF806H	PLL control register	PLLCTL	R/W	$\checkmark$	$\checkmark$			01H
FFFFF820H	Power save mode register	PSMR	R/W	$\checkmark$	$\checkmark$			00H
FFFFF828H	Processor clock control register	PCC	R/W					03H
FFFFF840H	Correction address register 0	CORAD0	R/W					00000001
FFFFF840H	Correction address register 0L	CORADOL	R/W			$\checkmark$		0000H
FFFFF842H	Correction address register 0H	CORAD0H	R/W					0000H
FFFFF844H	Correction address register 1	CORAD1	R/W					00000001
FFFFF844H	Correction address register 1L	CORAD1L	R/W					0000H
FFFFF846H	Correction address register 1H	CORAD1H	R/W					0000H
FFFFF848H	Correction address register 2	CORAD2	R/W					00000001
FFFFF848H	Correction address register 2L	CORAD2L	R/W	Ì		$\checkmark$		0000H
FFFFF84AH	Correction address register 2H	CORAD2H	R/W	Ì		$\checkmark$		0000H
FFFFF84CH	Correction address register 3	CORAD3	R/W					00000001
FFFFF84CH	Correction address register 3L	CORAD3L	R/W			$\checkmark$		0000H
FFFFF84EH	Correction address register 3H	CORAD3H	R/W			$\checkmark$		0000H
FFFFF880H	Correction control register	CORCN	R/W	$\checkmark$	$\checkmark$			00H
FFFFF8B0H	Interval timer BRG mode register	PRSM	R/W		$\checkmark$			00H
FFFFF8B1H	Interval timer BRG compare register	PRSCM	R/W		$\checkmark$			00H
FFFFFA00H	Asynchronous serial interface mode register 0	ASIM0	R/W	$\checkmark$	$\checkmark$			01H
FFFFFA02H	Receive buffer register 0	RXB0	R		$\checkmark$			FFH
FFFFFA03H	Asynchronous serial interface status register 0	ASIS0	R		$\checkmark$			00H
FFFFFA04H	Transmit buffer register 0	TXB0	R/W		$\checkmark$			FFH
FFFFFA05H	Asynchronous serial interface transmission status register 0	ASIF0	R	V	V			00H
FFFFFA06H	Clock selection register 0	CKSR0	R/W		$\checkmark$			00H
FFFFFA07H	Baud rate generator control register 0	BRGC0	R/W		$\checkmark$			FFH
FFFFFA10H	Asynchronous serial interface mode register 1	ASIM1	R/W	$\checkmark$	$\checkmark$			01H
FFFFFA12H	Receive buffer register 1	RXB1	R		$\checkmark$			FFH
FFFFFA13H	Asynchronous serial interface status register 1	ASIS1	R		$\checkmark$			00H
FFFFFA14H	Transmit buffer register 1	TXB1	R/W		$\checkmark$			FFH
FFFFFA15H	Asynchronous serial interface transmission status register 1	ASIF1	R	$\checkmark$	$\checkmark$			00H
FFFFFA16H	Clock selection register 1	CKSR1	R/W		$\checkmark$			00H
FFFFFA17H	Baud rate generator control register 1	BRGC1	R/W		$\checkmark$			FFH
FFFFFB00H	TIP00 noise elimination control register	P0NFC <sup>Note</sup>	R/W	$\checkmark$	$\checkmark$			00H
FFFFFB04H	TIP01 noise elimination control register	P1NFC <sup>Note</sup>	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC00H	External interrupt falling edge specification register 0	INTF0	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC13H	External interrupt falling edge specification register 9H	INTF9H	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC20H	External interrupt rising edge specification register 0	INTR0	R/W	$\checkmark$	$\checkmark$			00H
FFFFFC33H	External interrupt rising edge specification register 9H	INTR9H	R/W	$\checkmark$				00H

**Note** Only in the *µ*PD703211, 703211Y, 70F3211H, 70F3211HY

Address	Function Register Name	Symbol	R/W	Oper	able B	it Unit	After Reset
				1	8	16	
FFFFFC40H	Pull-up resistor option register 0	PU0	R/W				00H
FFFFFC46H	Pull-up resistor option register 3	PU3	R/W				00H
FFFFFC48H	Pull-up resistor option register 4	PU4	R/W		$\checkmark$		00H
FFFFFC4AH	Pull-up resistor option register 5	PU5	R/W	$\checkmark$	$\checkmark$		00H
FFFFFC52H	Pull-up resistor option register 9	PU9	R/W			$\checkmark$	0000H
FFFFFC52H	Pull-up resistor option register 9L	PU9L	R/W	$\checkmark$	$\checkmark$		00H
FFFFFC53H	Pull-up resistor option register 9H	PU9H	R/W				00H
FFFFFC67H	Port 3 function register H	PF3H	R/W	$\checkmark$	$\checkmark$		00H
FFFFFC68H	Port 4 function register	PF4	R/W	$\checkmark$	$\checkmark$		00H
FFFFFC6AH	Port 5 function register	PF5	R/W	$\checkmark$	$\checkmark$		00H
FFFFFC73H	Port 9 function register H	PF9H	R/W		$\checkmark$		00H
FFFFFD00H	Clocked serial interface mode register 00	CSIM00	R/W		$\checkmark$		00H
FFFFFD01H	Clocked serial interface clock selection register 0	CSIC0	R/W				00H
FFFFFD02H	Clocked serial interface receive buffer register 0	SIRB0	R				0000H
FFFFFD02H	Clocked serial interface receive buffer register 0L	SIRB0L	R		$\checkmark$		00H
FFFFFD04H	Clocked serial interface transmit buffer register 0	SOTB0	R/W			$\checkmark$	0000H
FFFFFD04H	Clocked serial interface transmit buffer register 0L	SOTB0L	R/W		$\checkmark$		00H
FFFFFD06H	Clocked serial interface read-only receive buffer register 0	SIRBE0	R				0000H
FFFFFD06H	Clocked serial interface read-only receive buffer register 0L	SIRBE0L	R				00H
FFFFFD08H	Clocked serial interface first-stage transmit buffer register 0	SOTBF0	R/W				0000H
FFFFFD08H	Clocked serial interface first-stage transmit buffer register 0L	SOTBF0L	R/W		$\checkmark$		00H
FFFFFD0AH	Serial I/O shift register 0	SIO00	R/W				00H
FFFFFD0AH	Serial I/O shift register 0L	SIO00L	R/W				0000H
FFFFFD10H	Clocked serial interface mode register 01	CSIM01	R/W				00H
FFFFFD11H	Clocked serial interface clock selection register 1	CSIC1	R/W				00H
FFFFFD12H	Clocked serial interface receive buffer register 1	SIRB1	R				0000H
FFFFFD12H	Clocked serial interface receive buffer register 1L	SIRB1L	R				00H
FFFFFD14H	Clocked serial interface transmit buffer register 1	SOTB1	R/W				0000H
FFFFFD14H	Clocked serial interface transmit buffer register 1L	SOTB1L	R/W				00H
FFFFFD16H	Clocked serial interface read-only receive buffer register 1	SIRBE1	R				0000H
FFFFFD16H	Clocked serial interface read-only receive buffer register 1L	SIRBE1L	R		$\checkmark$		00H
FFFFFD18H	Clocked serial interface first-stage transmit buffer register 1	SOTBF1	R/W				0000H
FFFFFD18H	Clocked serial interface first-stage transmit buffer register 1L	SOTBF1L	R/W		$\checkmark$		00H
FFFFFD1AH	Serial I/O shift register 1	SIO01	R/W			$\checkmark$	00H
FFFFFD1AH	Serial I/O shift register 1L	SIO1L	R/W				0000H
FFFFD40H	Serial operation mode specification register 0	CSIMA0	R/W		$\checkmark$		00H
FFFFFD41H	Serial status register 0	CSIS0	R/W		$\checkmark$		00H
FFFFFD42H	Serial trigger register 0	CSIT0	R/W		$\checkmark$		00H
FFFFD43H	Division value selection register 0	BRGCA0	R/W				03H
FFFFFD44H	Automatic data transfer address point specification register 0	ADTP0	R/W		$\checkmark$		00H
FFFFFD45H	Automatic data transfer interval specification register 0	ADTI0	R/W	1			00H
FFFFFD46H	Serial I/O shift register A0	SIOA0	R/W				00H

Address	Function Register Name	Symbol	R/W	Oper	able E	After Rese		
				1	8	16		
FFFFFD47H	Automatic data transfer address count register 0	ADTC0	R	$\checkmark$			00H	
FFFFFD80H	IIC shift register 0	IIC0 <sup>Note</sup>	R/W		$\checkmark$		00H	
FFFFFD82H	IIC control register 0	IICC0 <sup>Note</sup>	R/W	$\checkmark$			00H	
FFFFFD83H	Slave address register 0	SVA0 <sup>Note</sup>	R/W				00H	
FFFFFD84H	IIC clock selection register 0	IICCL0 <sup>Note</sup>	R/W				00H	
FFFFFD85H	IIC function expansion register 0	IICX0 <sup>Note</sup>	R/W				00H	
FFFFFD86H	IIC status register 0	IICS0 <sup>Note</sup>	R				00H	
FFFFFD8AH	IIC flag register 0	IICF0 <sup>Note</sup>	R/W				00H	
FFFFFE00H	CSIA0 buffer RAM 0	CSIA0B0	R/W				Undefined	
FFFFFE00H	CSIA0 buffer RAM 0L	CSIA0B0L	R/W				Undefined	
FFFFFE01H	CSIA0 buffer RAM 0H	CSIA0B0H	R/W				Undefined	
FFFFFE02H	CSIA0 buffer RAM 1	CSIA0B1	R/W				Undefined	
FFFFE02H	CSIA0 buffer RAM 1L	CSIA0B1L	R/W				Undefined	
FFFFFE03H	CSIA0 buffer BAM 1H	CSIA0B1H	R/W				Undefined	
FFFFE04H	CSIA0 buffer BAM 2	CSIA0B2	R/W				Undefined	
FFFFE04H	CSIA0 buffer RAM 2L	CSIA0B2L	R/W				Undefined	
FFFFE05H	CSIA0 buffer RAM 2H	CSIA0B2H	R/W		V		Undefined	
FFFFFE06H	CSIA0 buffer RAM 3	CSIA0B3	R/W		,		Undefined	
FFFFFE06H	CSIA0 buffer RAM 3L	CSIA0B3L	R/W				Undefined	
FFFFFE07H	CSIA0 buffer RAM 3H	CSIA0B3H	R/W		√		Undefined	
FFFFFE08H	CSIA0 buffer RAM 4	CSIA0B4	R/W		,	V	Undefined	
FFFFFE08H	CSIA0 buffer RAM 4L	CSIA0B4L	R/W			•	Undefined	
FFFFFE09H	CSIA0 buffer RAM 4H	CSIA0B4H	R/W		V		Undefined	
FFFFFE0AH	CSIA0 buffer RAM 5	CSIA0B5	R/W		,	V	Undefined	
FFFFE0AH	CSIA0 buffer RAM 5L	CSIA0B5L	R/W			v	Undefined	
FFFFE0BH	CSIA0 buffer RAM 5H	CSIA0B5H	R/W		V		Undefined	
FFFFFE0CH	CSIA0 buffer RAM 6	CSIA0B6	R/W		v	V	Undefined	
FFFFE0CH	CSIA0 buffer RAM 6L	CSIA0B6L	R/W			v	Undefined	
FFFFE0DH	CSIA0 buffer RAM 6H	CSIA0B6H	R/W		v √			
-	CSIA0 buffer RAM 7		R/W		v	V	Undefined	
FFFFFE0EH	CSIA0 buffer RAM 7	CSIA0B7 CSIA0B7L	R/W			N	Undefined Undefined	
	CSIA0 buffer RAM 7H		-		v √			
FFFFFE0FH		CSIA0B7H	R/W		V		Undefined	
FFFFFE10H	CSIA0 buffer RAM 8	CSIA0B8	R/W			V	Undefined	
FFFFFE10H	CSIA0 buffer RAM 8L	CSIA0B8L	R/W				Undefined	
FFFFFE11H	CSIA0 buffer RAM 8H	CSIA0B8H	R/W	-	V	.1	Undefined	
FFFFFE12H	CSIA0 buffer RAM 9	CSIA0B9	R/W		. 1	V	Undefined	
FFFFFE12H	CSIA0 buffer RAM 9L	CSIA0B9L	R/W				Undefined	
FFFFFE13H	CSIA0 buffer RAM 9H	CSIA0B9H	R/W		V	I	Undefined	
FFFFFE14H	CSIA0 buffer RAM A	CSIA0BA	R/W		1	V	Undefined	
FFFFFE14H	CSIA0 buffer RAM AL	CSIA0BAL	R/W			<u> </u>	Undefined	

**Note** Only in products with an I<sup>2</sup>C bus (Y products)

							(8/8)
Address	Function Register Name	Symbol	R/W	Operable Bit Unit			After Reset
				1	8	16	
FFFFE16H	CSIA0 buffer RAM B	CSIA0BB	R/W			$\checkmark$	Undefined
FFFFE16H	CSIA0 buffer RAM BL	CSIA0BBL	R/W		$\checkmark$		Undefined
FFFFFE17H	CSIA0 buffer RAM BH	CSIA0BBH	R/W		$\checkmark$		Undefined
FFFFE18H	CSIA0 buffer RAM C	CSIA0BC	R/W				Undefined
FFFFE18H	CSIA0 buffer RAM CL	CSIA0BCL	R/W		$\checkmark$		Undefined
FFFFE19H	CSIA0 buffer RAM CH	CSIA0BCH	R/W		$\checkmark$		Undefined
FFFFE1AH	CSIA0 buffer RAM D	CSIA0BD	R/W				Undefined
FFFFE1AH	CSIA0 buffer RAM DL	CSIA0BDL	R/W		$\checkmark$		Undefined
FFFFE1BH	CSIA0 buffer RAM DH	CSIA0BDH	R/W		$\checkmark$		Undefined
FFFFE1CH	CSIA0 buffer RAM E	CSIA0BE	R/W			$\checkmark$	Undefined
FFFFE1CH	CSIA0 buffer RAM EL	CSIA0BEL	R/W		$\checkmark$		Undefined
FFFFE1DH	CSIA0 buffer RAM EH	CSIA0BEH	R/W		$\checkmark$		Undefined
FFFFE1EH	CSIA0 buffer RAM F	CSIA0BF	R/W				Undefined
FFFFE1EH	CSIA0 buffer RAM FL	CSIA0BFL	R/W				Undefined
FFFFFE1FH	CSIA0 buffer RAM FH	CSIA0BFH	R/W		$\checkmark$		Undefined

#### 3.4.7 Special registers

Special registers are registers that prevent invalid data from being written when an inadvertent program loop occurs. The V850ES/KF1 has the following three special registers.

- Power save control register (PSC)
- Processor clock control register (PCC)
- Watchdog timer mode register (WDTM1)

Moreover, there is also the PRCMD register, which is a protection register for write operations to the special registers that prevents the application system from unexpectedly stopping due to an inadvertent program loop. Write access to the special registers is performed with a special sequence and illegal store operations are notified to the SYS register.

#### (1) Setting data to special registers

Setting data to a special registers is done in the following sequence.

- <1> Prepare the data to be set to the special register in a general-purpose register.
- <2> Write the data prepared in step <1> to the PRCMD register.
- <3> Write the setting data to the special register (using following instructions).
  - Store instruction (ST/SST instruction)
  - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)

<4> to <8> Insert NOP instructions (5 instructions)<sup>Note</sup>.

### [Description Example] When using PSC register (standby mode setting)

```
ST.B r11, PSMR[r0]
                           ; PSMR register setting (IDLE, STOP mode setting)
<1>MOV 0x02,r10
<2>ST.B r10, PRCMD[r0] ; PRCMD register write
<3>ST.B r10, PSC[r0]
                           ; PSC register setting
< 4 > \text{NOP}^{Note}
                            ; Dummy instruction
< 5 > NOP^{Note}
                            ; Dummy instruction
< 6 > \text{NOP}^{Note}
                           ; Dummy instruction
<7 > NOP^{Note}
                            ; Dummy instruction
<8>NOP<sup>Note</sup>
                            ; Dummy instruction
(next instruction)
```

No special sequence is required to read special registers.

- **Note** When switching to the IDLE mode or the STOP mode (PSC.STP bit = 1), 5 NOP instructions must be inserted immediately after switching is performed.
- Cautions 1. Interrupts are not acknowledged for the store instruction for the PRCMD register. This is because continuous execution of store instructions by the program in steps <2> and <3> above is assumed. If another instruction is placed between step <2> and <3>, the above sequence may not be realized when an interrupt is acknowledged for that instruction, which may cause malfunction.
  - 2. The data written to the PRCMD register is dummy data, but use the same register as the general-purpose register used for setting data to the special register (step <3>) when writing to the PRCMD register (step <2>). The same applies to when using a general-purpose register for addressing.

### (2) Command register (PRCMD)

The PRCMD register is an 8-bit register used to prevent data from being written to registers that may have a large influence on the system, possibly causing the application system to unexpectedly stop, when an inadvertent program loop occurs. Only the first write operation to the special register following the execution of a previously executed write operation to the PRCMD register, is valid.

As a result, register values can be overwritten only using a preset sequence, preventing invalid write operations.

This register can only be written in 8-bit units (if it is read, an undefined value is returned).

After rese	t: Undefin	ed W	Addres	s: FFFFF1	FCH			
-	7	6	5	4	3	2	1	0
PRCMD	REG7	REG6	REG5	REG4	REG3	REG2	REG1	REG0

### (3) System status register (SYS)

This register is allocated with status flags showing the operating state of the entire system. This register can be read or written in 8-bit or 1-bit units.

7         6         5         4         3         2         1         <0>           SYS         0         0         0         0         0         0         0         PRERR           PRERR         Detection of protection error         0         Protection error has not occurred         Image: Constraint of the second secon	After res	set: 00H	R/W	Address:	FFFFF802	2H			
PRERR Detection of protection error		7	6	5	4	3	2	1	<0>
	SYS	0	0	0	0	0	0	0	PRERR
0 Protection error has not occurred		PRERR		Detection of protection error					
		0	Protectio	Protection error has not occurred					
1 Protection error has occurred		1	Protectio	n error has	occurred				

The operation conditions of the PRERR flag are described below.

### (a) Set conditions (PRERR = 1)

- (i) When a write operation to the special register takes place without write operation being performed to the PRCMD register (when step <3> is performed without performing step <2> as described in 3.4.7 (1) Setting data to special registers).
- (ii) When a write operation (including bit manipulation instruction) to an on-chip peripheral I/O register other than a special register is performed following write to the PRCMD register (when <3> in 3.4.7 (1) Setting data to special registers is not a special register).
- **Remark** Regarding the special registers other than the WDTM register (PCC and PSC registers), even if on-chip peripheral I/O register read (except bit manipulation instruction) (internal RAM access, etc.) is performed in between write to the PRCMD register and write to a special register, the PRERR flag is not set and setting data can be written to the special register.

### (b) Clear conditions (PRERR = 0)

- (i) When 0 is written to the PRERR flag
- (ii) When system reset is performed
- Cautions 1. If 0 is written to the PRERR bit of the SYS register that is not a special register immediately following write to the PRCMD register, the PRERR bit becomes 0 (write priority).
  - 2. If data is written to the PRCMD register that is not a special register immediately following write to the PRCMD register, the PRERR bit becomes 1.

### 3.4.8 Cautions

<R>

#### (1) Waits on register access

Be sure to set the following register before using the V850ES/KF1.

System wait control register (VSWC)

After setting the VSWC register, set the other registers as required.

When using an external bus, set the VSWC register and then set the various pins to the control mode by setting the port-related registers.

## (a) System wait control register (VSWC)

The VSWC register controls the bus access wait time for the on-chip peripheral I/O registers.

Access to the on-chip peripheral I/O register lasts 3 clocks (during no wait), but in the V850ES/KF1, waits are required according to the internal system clock frequency. Set the values shown below to the VSWC register according to the internal system clock frequency that is used.

Internal System Clock VSWC Register Setting Number of Waits **Operation Conditions** Frequency (fclk)  $4.5 \text{ V} \leq \text{REGC} = \text{V}_{\text{DD}} \leq 5.5 \text{ V}$  $32 \text{ kHz} \le \text{fclk} < 16.6 \text{ MHz}$ 00H 0 (no waits)  $16.6 \text{ MHz} \leq f_{\text{CLK}} \leq 20 \text{ MHz}$ 01H 1  $4.0 \text{ V} \leq \text{REGC} = \text{V}_{\text{DD}} < 4.5 \text{ V}$  $32 \text{ kHz} \le f_{\text{CLK}} \le 16 \text{ MHz}$ 00H 0 (no waits) REGC = 10  $\mu$ F,  $32 \text{ kHz} \leq \text{fclk} < 8.3 \text{ MHz}$ 00H 0 (no waits)  $4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$  $8.3 \text{ MHz} \leq \text{fclk} \leq 16 \text{ MHz}$ 01H 1  $2.7 \text{ V} \leq \text{REGC} = \text{V}_{\text{DD}} < 4.0 \text{ V}$ 00H  $32 \text{ kHz} \leq \text{fclk} < 8.3 \text{ MHz}$ 0 (no waits) 01H  $8.3 \text{ MHz} \leq f_{CLK} \leq 10 \text{ MHz}$ 1

This register can be read or written in 8-bit units (Address: FFFF06EH, After reset: 77H).

### (b) Access to special on-chip peripheral I/O register

This product has two types of internal system buses.

One type is for the CPU bus and the other is for the peripheral bus to interface with low-speed peripheral hardware.

Since the CPU bus clock and peripheral bus clock are asynchronous, if a conflict occurs during access between the CPU and peripheral hardware, illegal data may be passed unexpectedly. Therefore, when accessing peripheral hardware that may cause a conflict, the number of access cycles is changed so that the data is received/passed correctly in the CPU. As a result, the CPU does not shift to the next instruction processing and enters the wait status. When this wait status occurs, the number of execution clocks of the instruction is increased by the number of wait clocks.

Note this with caution when performing real-time processing.

When accessing a special on-chip peripheral I/O register, additional waits may be required further to the waits set by the VSWC register.

The access conditions at that time and the method to calculate the number of waits to be inserted (number of CPU clocks) are shown below.

Number of waits to be inserted =  $(2 + m) \times k$  (clocks) Number of accesses to specific on-chip peripheral I/O register =  $3 + m + (2 + m) \times k$  (clocks)

Peripheral Function	Register Name	Access	k				
Watchdog timer 1 (WDT1)	WDTM1	Write	1 to 5				
	<calculation number="" of="" wa<br="">k = {(1/fx) × 2/((2 + m)/fcPu)} + fx: Main clock oscillation</calculation>	- 1					
Watchdog timer 2 (WDT2)	WDTM2	Write	3 (fixed)				
16-bit timer/event counter P0 (TMP0) <sup>Note 2</sup>	TP0CCR0, TP0CCR1, TP0CNT	1					
	<calculation number="" of="" waits<sup="">Note 1&gt; k = <math>\{(1/fxx)/((2 + m)/fCPU)\} + 1</math></calculation>						
	TP0CCR0, TP0CCR1	Write	0 to 2				
	<calculation number="" of="" waits<sup="">Note 1&gt; k = {(1/fxx) × 5/((2 + m)/fcPU)} A wait occurs when performing continuous write to same register</calculation>						
16-bit timer/event counters 00, 01 (TM00, TM01)	TMC00, TMC01	Read-modify-write	1 (fixed) A wait occurs during write				
Clocked serial interface 0 with automatic transmit/receive function (CSIA0)	CSIA0B0 to CSIA0BF	Write	0 to 18 (when performing continuous write via write instruction)				
	<calculation number="" of="" wa<br="">k = {(1/fscκa) × 5 - (4 + m)/fc However, 1 wait if fcPu fscκa: CSIA selection c</calculation>	PU)}/{((2 + m)/fCPU)} = fxx if the CSISn.CKSAn1 and	CSISn.CKSAn0 bits are 00.				
	CSIA0B0 to CSIA0BF	Write	0 to 20 (when conflict occurs between write instruction and write via receive operation)				
	<calculation number="" of="" waits<sup="">Note 1&gt; k = {((1/fscka) × 5)/((2 + m)/fcPU)} fscka: CSIA selection clock frequency</calculation>						
I <sup>2</sup> C0 <sup>Note 3</sup>	IICS0	Read	1 (fixed)				
Asynchronous serial interfaces 0, 1 (UART0, UART1)	ASIS0, ASIS1	Read	1 (fixed)				
Real-time output functions 0 and 1 (RTO0, RTO1)	RTBL0 RTBH0	Write (when RTPC0.RTPOE0 bit = 0)	1				
A/D converter	ADM, ADS, PFM, PFT	Write	1 to 5 (1 or 2) <sup>Note 4</sup>				
	ADCR, ADCRH	Read	1 to 5 (1 or 2) <sup>Note 4</sup>				
	$\label{eq:calculation} < Calculation of number of wa \\ \{(1/f_{AD}) \times 2/[(2 + m)/f_{CPU}]\} + \\ f_{AD}: A/D \ selection \ clock \ free$	- 1 <sup>Note 5</sup>					

- **Notes 1.** In the calculation of number of waits, the fractional part of its result must be multiplied by (1/fcPu) and rounded down if (1/fcPu)/(2 + m) or lower, and rounded up if (1/fcPu)/(2 + m) is exceeded.
  - 2. μPD703211, 703211Y, 70F3211H, and 70F3211HY only
  - **3.** I<sup>2</sup>C0 is available only in products with an I<sup>2</sup>C bus (Y products).
  - 4. Values in parentheses are available only in the  $\mu$ PD703211, 703211Y, 70F3210H, 70F3210HY, 70F3211H, and 70F3211HY
  - 5. In the  $\mu$ PD703211, 703211Y, 70F3210H, 70F3210HY, 70F3211H, and 70F3211HY, the calculation is as shown below.

{(1/fxx) × 2/[(2 + m)/fcpu]} + 1

- Cautions 1. If fetched from the internal ROM or internal RAM, the number of waits is as shown above. If fetched from the external memory, the number of waits may be decreased below these. The effect of the external memory access cycles varies depending on the wait settings and the like. However, the number of waits shown above is the maximum value, so no higher value is generated.
  - 2. When the CPU operates on the subclock and no clock is input to the X1 pin, do not access a register in which a wait occurs. If a wait occurs, it can only be released by a reset.
- Remarks 1. In the calculation for the number of waits:
  - fCPU: CPU clock frequency
  - fxx: Main clock frequency
  - m: Set value of bits 2 to 0 of the VSWC register

When the VSWC register = 00H: m = 0 When the VSWC register = 01H: m = 1

**2.** n = 0, 1

#### (2) Restriction on conflict between sld instruction and interrupt request

### (a) Description

If a conflict occurs between the decode operation of an instruction in <2> immediately before the sld instruction following an instruction in <1> and an interrupt request before the instruction in <1> is complete, the execution result of the instruction in <1> may not be stored in a register.

Instruction <1>

- Id instruction: Id.b, Id.h, Id.w, Id.bu, Id.hu
- sld instruction: sld.b, sld.h, sld.w, sld.bu, sld.hu
- Multiplication instruction: mul, mulh, mulhi, mulu

### Instruction <2>

mov reg1, reg2	not reg1, reg2	satsubr reg1, reg2	satsub reg1, reg2
satadd reg1, reg2	satadd imm5, reg2	or reg1, reg2	xor reg1, reg2
and reg1, reg2	tst reg1, reg2	subr reg1, reg2	sub reg1, reg2
add reg1, reg2	add imm5, reg2	cmp reg1, reg2	cmp imm5, reg2
mulh reg1, reg2	shr imm5, reg2	sar imm5, reg2	shl imm5, reg2

#### <Example>

```
<i> Id.w [r11], r10
.
.
.
.
```

If the decode operation of the mov instruction <ii> immediately before the sld instruction <ii> and an interrupt request conflict before execution of the ld instruction <i> is complete, the execution result of instruction <i> may not be stored in a register.

<ii> mov r10, r28 <iii> sld.w 0x28, r10

#### (b) Countermeasure

<R>

<1> When compiler (CA850) is used

Use CA850 Ver. 2.61 or later because generation of the corresponding instruction sequence can be automatically suppressed.

### <2> Countermeasure by assembler

When executing the sld instruction immediately after instruction <ii>, avoid the above operation using either of the following methods.

- Insert a nop instruction immediately before the sld instruction.
- Do not use the same register as the sld instruction destination register in the above instruction <ii> executed immediately before the sld instruction.

## **CHAPTER 4 PORT FUNCTIONS**

# 4.1 Features

- O Input-only ports: 8 pins
- O I/O ports: 59 pins
  - Fixed to N-ch open-drain output: 2
  - Switchable to N-ch open-drain output: 6
- O Input/output can be specified in 1-bit units

### 4.2 Basic Port Configuration

The V850ES/KF1 incorporates a total of 67 I/O port pins consisting of ports 0, 3 to 5, 7, 9, CM, CS, CT, and DL (including 8 input-only port pins). The port configuration is shown below.




Table 4-1. Pin I/O Buffer Power Supplies

Power Supply	Corresponding Pins
AV <sub>REF0</sub>	Port 7
EVDD	RESET, ports 0, 3 to 5, 9, CM, CS, CT, DL


# 4.3 Port Configuration

# Table 4-2. Port Configuration

Item	Configuration
Control registers	Port n register (Pn: n = 0, 3 to 5, 7, 9, CM, CS, CT, DL)
	Port n mode register (PMn: n = 0, 3 to 5, 9, CM, CS, CT, DL)
	Port n mode control register (PMCn: n = 0, 3 to 5, 9, CM, CS, CT, DL)
	Port n function control register (PFCn: $n = 3, 5, 9$ )
	Port 3 function control expansion register (PFCE3)
	Port n function register (PFn: $n = 3$ to 5, 9)
	Pull-up resistor option register (PUn: $n = 0, 3$ to 5, 9)
Ports	Input only: 8
	I/O: 59
Pull-up resistors	Software control: 31

# (1) Port n register (Pn)

Data I/O with external devices is performed by writing to and reading from the Pn register. The Pn register is configured of a port latch that retains the output data and a circuit that reads the pin status. Each bit of the Pn register corresponds to one pin of port n and can be read or written in 1-bit units.



Writing to and reading from the Pn register are executed as follows depending on the setting of each register.

<R>


Setting of PMCn Register	Setting of PMn Register	Writing to Pn Register	Reading from Pn Register
Port mode (PMCnm bit = 0)	Output mode (PMnm bit = 0)	Write to the output latch <sup>Note</sup> . The contents of the output latch are output from the pin.	The value of the output latch is read.
	Input mode (PMnm bit = 1)	Write to the output latch <sup>№te</sup> . The status of the pin is not affected.	The pin status is read.
Alternate-function mode (PMCnm bit = 1)	Output mode (PMnm bit = 0)	Write to the output latch <sup>Note</sup> . The status of the pin is not affected. The pin operates as an alternate-function pin.	<ul> <li>When alternate function is output The output status of the alternate function is read.</li> <li>When alternate function is input The output latch value is read.</li> </ul>
	Input mode (PMnm bit = 1)	Write to the output latch <sup>Note</sup> . The status of the pin is not affected. The pin operates as an alternate-function pin.	The pin status is read.

Note The value written to the output latch is retained until a new value is written to the output latch.

### (2) Port n mode register (PMn)

PMn specifies the input mode/output mode of the port.

Each bit of the PMn register corresponds to one pin of port n and can be specified in 1-bit units.



## (3) Port n mode control register (PMCn)

PMCn specifies the port mode/alternate function.

Each bit of the PMCn register corresponds to one pin of port n and can be specified in 1-bit units.

After reset: 00	00H	R/W									
	7	6	5	4	3	2	1	0			
PMCn PM	PMCn7	PMCn6	PMCn5	PMCn4	PMCn3	PMCn2	PMCn1	PMCn0			
PMO	MCnm		Specification of operation mode								
(	0	Port mode	ort mode								
· · ·	1	Alternate	Iternate function mode								
	0		-	•	on of opera	ation mode					

### (4) Port n function control register (PFCn)

PFCn is a register that specifies the alternate function to be used when one pin has two or more alternate functions.


Each bit of the PFCn register corresponds to one pin of port n and can be specified in 1-bit units.

7         6         5         4         3         2         1         0           PFCn         PFCn7         PFCn6         PFCn5         PFCn4         PFCn3         PFCn2         PFCn1         PFCn0
PFCn PFCn7 PFCn6 PFCn5 PFCn4 PFCn3 PFCn2 PFCn1 PFCn0
PFCnm Specification of alternate function
0 Alternate function 1
1 Alternate function 2

## (5) Port n function control expansion register (PFCEn)

PFCEn is a register that specifies the alternate function to be used when one pin has three or more alternate functions.


Each bit of the PFCEn register corresponds to one pin of port n and can be specified in 1-bit units.



#### (6) Port n function register (PFn)

PFn is a register that specifies normal output/N-ch open-drain output.

Each bit of the PFn register corresponds to one pin of port n and can be specified in 1-bit units.



# (7) Pull-up resistor option register (PUn)

PUn is a register that specifies the connection of an on-chip pull-up resistor.

Each bit of the PUn register corresponds to one pin of port n and can be specified in 1-bit units.

After re	eset: 00H	R/W									
	7	6	5	4	3	2	1	0			
PUn	PUn7	PUn6	PUn5	PUn4	PUn3	PUn2	PUn1	PUn0			
	PUnm		Control of on-chip pull-up resistor connection								
	0	Not conne	Not connected								
	1	Connecte	Connected								

## (8) Port settings

Set the ports as follows.




Figure 4-1. Register Settings and Pin Functions

# 4.3.1 Port 0

Port 0 is a 7-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 0 includes the following alternate functions.

Pin Name	Pin No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
TintName	T III NO.	Alternate Function	1/0	TOLL	Hemaik	Бюск турс
P00	3	TOH0	Output	Yes	-	D-2
P01	4	TOH1	Output			D-2
P02	5	NMI	Input		Analog noise elimination	H-1
P03	6	INTP0	Input			H-1
P04	7	INTP1	Input			H-1
P05	17	INTP2	Input			H-1
P06	18	INTP3	Input			H-1

# Table 4-4. Alternate-Function Pins of Port 0

**Note** Software pull-up function

Caution P02 to P06 have hysteresis characteristics when the alternate function is input, but not in the port mode.

## (1) Port 0 register (P0)

After res	et: 00H (o	utput latch)	R/W	Address	: FFFFF400	)H		
	7	6	5	4	3	2	1	0
P0	0	P06	P05	P04	P03	P02	P01	P00
	P0n		Control o	of output da	ata (in outpu	ut mode) (r	n = 0 to 6)	
	0	0 is output						
	1	1 is output						


(2) Port 0 mode register (PM0)

After res	et: FFH	R/W	Address: Fl	FFF420H								
_	7	6	5	4	3	2	1	0				
PM0	1	PM06	PM05	PM04	PM03	PM02	PM01	PM00				
	PM0n		Control of I/O mode (n = 0 to 6)									
	0	Output me	Dutput mode									
	1	Input mod	nput mode									

	7	6	5	4	3	2	1	0			
PMC0	0	PMC06	PMC05	PMC04	PMC03	PMC02	PMC01	PMC00			
	PMC06		Spe	ecification o	of P06 pin c	peration m	lode				
	0	I/O port									
	1	INTP3 inp	ut								
	PMC05		Specification of P05 pin operation mode								
	0	I/O port	port								
	1	INTP2 inp	P2 input								
	PMC04		Specification of P04 pin operation mode								
	0	I/O port	) port								
	1	INTP1 inp	NTP1 input								
	PMC03		Specification of P03 pin operation mode								
	0	I/O port									
	1	INTP0 inp	ut								
	PMC02		Spe	ecification c	of P02 pin c	peration m	node				
	0	I/O port									
	1	NMI input									
	PMC01		Spe	ecification o	of P01 pin c	peration m	ode				
	0	I/O port									
	1	TOH1 out	put								
	PMC00		Spe	ecification c	of P00 pin c	peration m	node				
	0	I/O port									
	1	TOH0 out	put								

# (3) Port 0 mode control register (PMC0)

# (4) Pull-up resistor option register 0 (PU0)



# 4.3.2 Port 3

Port 3 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 3 includes the following alternate functions.

Pin Name	Pin No.	Alternate Function	I/O	PULL <sup>Note 1</sup>	Remark	Block Type
P30	22	TXD0	Output	Yes	-	D-2
P31	23	RXD0	Input			D-1-1
P32	24	ASCK0	Input			D-1-2
P33	25	TI000/TO00/TIP00 <sup>Note 2</sup> / TOP00 <sup>Note 2</sup>	I/O			E-6 <sup>Note 3</sup> / G-7-1 <sup>Note 2</sup>
P34	26	TI001/TIP01 <sup>Note 2</sup> / TOP01 <sup>Note 2</sup>	I/O			D-1-2 <sup>Note 3</sup> / G-7-2 <sup>Note 2</sup>
P35	27	TI010/TO01	I/O			E-6
P38	28	SDA0 <sup>Note 4</sup>	I/O	No <sup>Note 5</sup>	N-ch open-drain output	К
P39	29	SCL0 <sup>Note 4</sup>	I/O			К

## Table 4-5. Alternate-Function Pins of Port 3

Notes 1. Software pull-up function

2. Only in the μPD703211, 703211Y, 70F3211H, 70F3211HY

**3.** Only in the μPD703208, 703208Y, 703209, 703209Y, 703210, 703210Y, 70F3210, 70F3210Y, 70F3210H, 70F3210HY

**4.** Only in products with an I<sup>2</sup>C bus (Y products)

5. An on-chip pull-up resistor can be provided by a mask option (only in the mask ROM versions).

Caution P31 to P35, P38, and P39 have hysteresis characteristics when the alternate function is input, but not in the port mode.

# (1) Port 3 register (P3)

After res	set: 00H (c	t: 00H (output latch)          15       14         0       0         7       6         0       0         P3n       Color         0       0 is output         1       1 is output         en reading from or cify these bits as bit		Address	407H							
	15	14	13	12	11	10	9	8				
P3 (P3H <sup>Note</sup> )	0	0	0	0	0	0	P39	P38				
	7	6	5	4	3	2	1	0				
(P3L)	0	0	P35	P34	P33	P32	P31	P30				
	P3n Control of output data (in output mode) (n = 0 to 5, 8, 9)											
	0 0 is output											
	1	1 is outpu	t									
sp	ecify thes	se bits as b	oits 0 to 7	of the P3	H register		egister in	8-bit or 1-bit	units			
Remark		register ca					f the DO	radiator are				
			-					register are us ister can be re				
		in 8-bit or			gister, let	pectively	, uns regi		au u			

# (2) Port 3 mode register (PM3)

After res	set: FFFFH	R/W	Address	PM3 FFF PM3L FFF	FF426H, FFF426H, I	PM3H FFF	FF427H					
	15	14	13	12	11	10	9	8	_			
PM3 (PM3H <sup>Note</sup> )	1	1	1	1	1	1	PM39	PM38				
	7	6	5	4	3	2	1	0	_			
(PM3L)	1	1	PM35	PM34	PM33	PM32	PM31	PM30				
									-			
	PM3n	Control of I/O mode (n = 0 to 5, 8, 9)										
	0	0 Output mode										
	1 Input mode											
Remark	cify these The PM3 When the	bits as bit register ca higher 8 l nd as the	s 0 to 7 of an be read bits and th	the PM3I d or written ne lower 8	H register n in 16-bit bits of th	: units. ie PM3 re	gister are	used as t	-bit units, the PM3H written in			

# (3) Port 3 mode control register (PMC3)

After re	set: 0000H	R/W	Address:	PMC3 FFI PMC3L FI	-	PMC3H F	FFFF447H				
	15	14	13	12	11	10	9	8			
PMC3 (PMC3H <sup>Note 1</sup> )	0	0	0	0	0	0	PMC39 <sup>Note 2</sup>	PMC38 <sup>Note 2</sup>			
	7	6	5	4	3	2	1	0			
(PMC3L)	0	0	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30			
	PMC39		Sne		of P39 pin c	peration n	node				
	0	I/O port	000			peration					
	1	SCL0 I/O									
	PMC38		Spe	ecification of	of P38 pin c	peration n	node				
	0	I/O port	-		-	-					
	1	SDA0 I/O									
	PMC35		Spe	ecification of	of P35 pin c	peration n	node				
	0	I/O port									
	1	TI010 inpu	ut/TO01 ou	tput							
	PMC34		Spe	ecification of	of P34 pin c	peration n	node				
	0	I/O port									
	1	1 TI001 input/TIP01 input <sup>Note 3</sup> /TOP01 output <sup>Note 3</sup>									
	PMC33	PMC33 Specification of P33 pin operation mode									
	0	I/O port									
	1	TI000 inpu	ut/TO00 ou	tput/TIP00	input <sup>Note 3</sup> /1	FOP00 out	put <sup>Note 3</sup>				
	PMC32		Spe	ecification of	of P32 pin c	peration n	node				
	0	I/O port									
	1	ASCK0 in	put								
	PMC31		Spe	ecification of	of P31 pin c	peration n	node				
	0	I/O port									
	1	RXD0 inp	ut								
	PMC30		Spe	ecification of	of P30 pin c	peration n	node				
	0	I/O port									
	1	TXD0 out	put								
<ul> <li>Notes 1. When reading from or writing to bits 8 to 15 of the PMC3 register in 8-bit or 1-bit units specify these bits as bits 0 to 7 of the PMC3H register.</li> <li>2. Valid only in products with an I<sup>2</sup>C bus (Y products). In all other products, set this bit t 0.</li> <li>3. Only in the μPD703211, 703211Y, 70F3211H, 70F3211HY</li> </ul>											
<b>Remark</b> T W P	he PMC3 i /hen the h	register ca higher 8 b ister and	an be read bits and th as the PN	l or writter ne lower	n in 16-bit 8 bits of 1	units. the PMC	3 register	are used as th er can be read o			

# (4) Port 3 function register H (PF3H)

After res	et: 00H	R/W	Address: FF	FFFC67H									
	7	6	5	4	3	2	1	0					
PF3H	0	0	0	0	0	0	PF39	PF38					
	PF3n	F3n         Specification of normal port/alternate function (n = 8, 9)											
	0	When used as normal port (N-ch open-drain output)											
	1	When us	Vhen used as alternate-function (N-ch open-drain output)										
Caution When using P38 and P39 as N-ch open-drain-output alternate-function pins, set in the following sequence. Be sure to set the port latch to 1 before setting the pin to N-ch open-drain output. P3n bit = 1 $\rightarrow$ PF3n bit = 1 $\rightarrow$ PMC3n bit = 1													

(5) Port 3 function control register (PFC3)

(a) <i>μ</i> ΡD703208, 70320	)8Y, 7032	209, 7032	09Y, 7032	10, 70321	0Y, 70F32	210, 70F3	3210Y, 70	F3210H, 7	0F3210HY		
After res	set: 00H	R/W	Address: Fl	FFF466H							
	7	6	5	4	3	2	1	0			
PFC3	0	0	PFC35	0	PFC33	0	0	0			
	PFC35		Specific	cation of all	ernate-func	tion pin of	P35 pin				
0 TI010 input											
1 TO01 output											
PFC33 Specification of alternate-function pin of P33 pin											
PFC33         Specification of alternate-function pin of P33 pin           0         TI000 input											
1 TO00 output											
Caution Always clear bits 0 to 2, 4, 6, and 7 of the PFC3 register to 0. (b) $\mu$ PD703211, 703211Y, 70F3211H, 70F3211HY											
After res	set: 00H	R/W	Address: Fl	FFF466H							
	7	6	5	4	3	2	1	0			
PFC3	0	0	PFC35	PFC34	PFC33	0	0	0			
Caution Always clear bits 0 to 2, 6, and 7 of the PFC3 register to 0.											
Remai	<b>Remark</b> For details of specification of alternate-function pins, refer to <b>4.3.2 (8)</b> Specifying alternate-function pins of port <b>3</b> .										

# (6) Port 3 function control expansion register (PFCE3)<sup>Note</sup>

**Note** Only in the *µ*PD703211, 703211Y, 70F3211H, 70F3211HY

After res	et: 00H	R/W	Address: F	FFFF706H							
	7	6	5	4	3	2	1	0			
PFCE3	0	0	0	PFCE34	PFCE33	0	0	0			
<b>Remark</b> For details of specification of alternate-function pins, refer to <b>4.3.2 (8)</b> Specifying alternate-function pins of port 3.											

## (7) Pull-up resistor option register 3 (PU3)

After res	r reset: 00H R/W Address: FFFFC46H										
	7	6	5	4	3	2	1	0			
PU3	0	0	PU35	PU34	PU33	PU32	PU31	PU30			
	PU3n		Control of o	n-chip pull-	up resistor	connection	n (n = 0 to !	5)			
	0	Not conr	ot connected								
	1	Connect	ed								
Cautio			oull-up res nask ROM		-	ided for	P38 and	P39 by a			

# (8) Specifying alternate-function pins of port $3^{Note}$

**Note** Only in the *µ*PD703211, 703211Y, 70F3211H, 70F3211HY

PFC35	Specification of Alternate-Function Pin of P35 Pin
0	TI010 input
1	TO01 output

PFCE34	PFC34	Specification of Alternate-Function Pin of P34 Pin
0	0	TI001 input
0	1	Setting prohibited
1	0	TIP01 input
1	1	TOP01 output

PFCE33	PFC33	Specification of Alternate-Function Pin of P33 Pin
0	0	TI000 input
0	1	TO00 output
1	0	TIP00 input
1	1	TOP00 output

## 4.3.3 Port 4

Port 4 is a 3-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 4 includes the following alternate functions.


### Table 4-6. Alternate-Function Pins of Port 4

Pin Name	Pin No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
P40	19	S100	Input	Yes	-	D-1-2
P41	20	SO00	Output		N-ch open-drain output can	F-1
P42	21	SCK00	I/O		be selected.	F-2


**Note** Software pull-up function

Caution P40 and P42 have hysteresis characteristics when the alternate function is input, but not in the port mode.

## (1) Port 4 register (P4)



### (2) Port 4 mode register (PM4)



(3) Port 4 mode control register (PMC4)	(3)	Port 4	mode	control	register	(PMC4)
---	-----	--------	------	---------	----------	--------

After res	set: 00H	R/W A	Address: FFFFF448H							
	7	6	5	4	3	2	1	0		
PMC4	0	0	0	0	0	PMC42	PMC41	PMC40		
	PMC42		Specification of P42 pin operation mode							
	0	I/O port	) port							
	1	SCK00 I/C	CK00 I/O							
	PMC41		Specification of P41 pin operation mode							
	0	I/O port	'O port							
	1	SO00 out	SO00 output							
	PMC40		Specification of P40 pin operation mode							
	0	I/O port								
	1	SI00 input	:							

# (4) Port 4 function register (PF4)

	After res	set: 00H	R/W	Address: FF										
		7	6	5	4	3	2	1	0	_				
	PF4	0	0	0	0	0	PF42	PF41	0	]				
		PF4n	n Control of normal output/N-ch open-drain output											
		0	Normal output											
		1	N-ch open-drain output											
Caution When using P41 and P42 as N-ch open-drain-output alternate-function pins, set in the following sequence. Be sure to set the port latch to 1 before setting the pin to N-ch open-drain output. P4n bit = 1 $\rightarrow$ PF4n bit = 1 $\rightarrow$ PMC4n bit = 1														

# (5) Pull-up resistor option register 4 (PU4)

After res	set: 00H	R/W	Address: FF	FFFC48H					
	7	6	5	4	3	2	1	0	
PU4	0	0	0	0	0	PU42	PU41	PU40	
	PU4n		Control of on-chip pull-up resistor connection $(n = 0 \text{ to } 2)$						
	0	Not conr	Not connected						
	1	Connect	Connected						


# 4.3.4 Port 5

Port 5 is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 5 includes the following alternate functions.

Pin Name	Pin No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
P50	32	TI011/RTP00/KR0	I/O	Yes	-	E-5
P51	33	TI50/RTP01/KR1	I/O			E-5
P52	34	TO50/RTP02/KR2	I/O			E-4
P53	35	SIA0/RTP03/KR3	I/O			E-5
P54	36	SOA0/RTP04/KR4	I/O		N-ch open-drain output can	G-1
P55	37	SCKA0/RTP05/KR5	I/O		be selected.	G-2

**Note** Software pull-up function

### (1) Port 5 register (P5)



#### (2) Port 5 mode register (PM5)

After res	eset: FFH R/W		Address: Fl	FFF42AH					
	7	6	5	4	3	2	1	0	
PM5	1	1	PM55	PM54	PM53	PM52	PM51	PM50	
	PM5n		Control of I/O mode (n = 0 to 5)						
	0	Output m	Output mode						
	1	Input mo	Input mode						

(3) Port 5 mode control register (PMC5)	(3)	Port 5	mode	control	register	(PMC5)
---	-----	--------	------	---------	----------	--------

After re	set: 00H	R/W	Address: FI	FFFF44AH							
	7	6	5	4	3	2	1	0			
PMC5	0	0	PMC55	PMC54	PMC53	PMC52	PMC51	PMC50			
		1									
	PMC55		Specification of P55 pin operation mode								
	0	I/O port/	KR5 input								
	1	SCKA0 I/O/RTP05 output									
	PMC54	Specification of P54 pin operation mode									
	0	I/O port/	/O port/KR4 input								
	1	SOA0 ou	utput/RTP04	output							
	PMC53		Spe	ecification c	of P53 pin c	operation m	node				
	0	I/O port/	I/O port/KR3 input								
	1	SIA0 input/RTP03 output									
	PMC52	Specification of P52 pin operation mode									
	0	I/O port/	KR2 input								
	1	TO50 output/RTP02 output									
	PMC51	Specification of P51 pin operation mode									
	0	I/O port/	KR1 input								
	1	TI50 input/RTP01 output									
	PMC50	Specification of P50 pin operation mode									
	0	I/O port/	KR0 input								
	1	TI011 in	out/RTP00 c	output							


# (4) Port 5 function register 5 (PF5)

After res	set: 00H	R/W	Address: Fl	FFFC6AH					
	7	6	5	4	3	2	1	0	_
PF5	0	0	PF55	PF54	0	0	0	0	
									-
	PF5n	(	Control of no	ormal outpu	t/N-ch ope	en-drain ou	tput (n = 4	, 5)	]
	0	Normal o	utput						
	1	N-ch ope	n-drain outp	out					
Cautions 1 2	2. When the fol Be sur	using Pa lowing se re to set t	54 and P5 equence. the port la	5 as N-ch	open-d efore se	rain-outp	ut altern		on pins, set in Irain output.

	-	0	F		2	0		0					
	7	6	5	4	3	2	1	0					
PFC5	0	0	PFC55	PFC54	PFC53	PFC52	PFC51	PFC50					
	PFC55		Specific	cation of al	ternate-fun	ction pin of	P55 pin						
	0	SCKA0 I/O											
	1	RTP05 c	output										
		PFC54 Specification of alternate-function pin of P54 pin											
	PFC54		Specific	cation of al	ternate-fun	ction pin of	P54 pin						
	0	SOA0 or	SOA0 output										
	1	RTP04 c	output										
	PFC53			cation of al	ternate-fun	ction pin of	P53 pin						
	0		SIA0 input										
	1	RTP03 c	output										
	PFC52	Specification of alternate-function pin of P52 pin											
	0	TO50 output											
	1	RTP02 of	RTP02 output										
		1											
	PFC51		Specific	cation of al	ternate-fun	ction pin of	P51 pin						
	0	TI50 inp	ut										
	1	RTP01 output											
	PFC50		Specific	cation of al	ternate-fun	ction pin of	P50 pin						
	0	TI011 in	out										
	1	RTP00 o	outout										

# (5) Port 5 function control register (PFC5)

# (6) Pull-up resistor option register 5 (PU5)



## 4.3.5 Port 7


Port 7 is an 8-bit input-only port for which all the pins are fixed to input. Port 7 includes the following alternate functions.

Table 4-8. Alternate-Function Pins of Port /	Table 4-8.	Alternate-Function Pins of Port 7	
--	------------	-----------------------------------	--

Pin Name	Pin No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
P70	80	ANIO	Input	No	-	A-1
P71	79	ANI1	Input			A-1
P72	78	ANI2	Input	-		A-1
P73	77	ANI3	Input	-		A-1
P74	76	ANI4	Input	-		A-1
P77	75	ANI5	Input			A-1
P76	74	ANI6	Input	1		A-1
P77	73	ANI7	Input			A-1

**Note** Software pull-up function

## (1) Port 7 register (P7)



## 4.3.6 Port 9

Port 9 is a 9-bit I/O port for which I/O settings can be controlled in 1-bit units. Port 9 includes the following alternate functions.

Pin Name	Pin No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
P90	38	TXD1/KR6	I/O	Yes	-	E-9
P91	39	RXD1/KR7	Input			E-7
P96	40	TI51/TO51	I/O	]		E-9
P97	41	SI01	Input	]		E-8
P98	42	SO01	Output		N-ch open-drain output can	G-9
P99	43	SCK01	I/O	]	be specified.	G-8
P913	44	INTP4	Input	]	Analog noise elimination	H-3
P914	45	INTP5	Input			H-3
P915	46	INTP6	Input			H-3

# Table 4-9. Alternate-Function Pins of Port 9

Note Software pull-up function

Caution P97, P99, and P913 to P915 have hysteresis characteristics when the alternate function is input, but not in the port mode.

# (1) Port 9 register (P9)

After re:	set: 00H (o	utput latch)	R/W	Address	Address: P9H FFFFF412H,					
				P9L FFFFF412H, P9H FFFFF413H						
	15	14	13	12	11	10	9	8		
P9 (P9H <sup>Note</sup> )	P915	P914	P913	0	0	0	P99	P98		
	7	6	5	4	3	2	1	0		
(P9L)	P97	P96	0	0	0	0	P91	P90		
	P9n	P9n Control of output data (in output mode) (n = 0, 1, 6 to 9, 13 to 15)								
	0	0 is output	I							
	1	1 is output								
		ing from c e bits as b	•				egister in	8-bit or		
Remark	The P9	register ca	n be read	d or writte	n in 16-bit	units.				
	1.1	r whon th	a hiahar	8 hits and	d the lowe	er 8 bits o	of the PQ	ragiator a		
	Howeve	i, when u	e nighei					register a		
		l register a	-					-		

# (2) Port 9 mode register (PM9)

After res	set: FFFFH	R/W	Address:	PM9 FFF PM9L FFI	FF432H, FFF432H, I	PM9H FFF	FF433H		
	15	14	13	12	11	10	9	8	_
PM9 (PM9H <sup>Note</sup> )	PM915	PM914	PM913	0	0	0	PM99	PM98	
	7	6	5	4	3	2	1	0	
(PM9L)	PM97	PM96	0	0	0	0	PM91	PM90	
									_
	PM9n	Control of I/O mode (n = 0, 1, 6 to 9, 13 to 5)							
	0	Output mo	ode						
	1	Input mod	le						
Remark	cify these The PM9 However, the PM9H	bits as bit register ca when the	s 0 to 7 of an be read higher 8 and as the	the PM9I d or writter bits and th	H register n in 16-bit ne lower 8	units. 3 bits of th	ne PM9 re	8-bit or 1- egister are ster can be	used as

# (3) Port 9 mode control register (PMC9)

				PMC9L FI	FFF452H	, PMC9H	FFFF453H	
	15	14	13	12	11	10	9	8
PMC9 (PMC9H <sup>Note</sup> )	PMC915	PMC914	PMC913	0	0	0	PMC99	PMC98
	7	6	5	4	3	2	1	0
(PMC9L)	PMC97	PMC96	0	0	0	0	PMC91	PMC90
		Creatification of D015 size succession and de						
	PMC915 0	Specification of P915 pin operation mode						
	1	INTP6 input						
	PMC914 0	Specification of P914 pin operation mode I/O port						
	1	INTP5 input						
	PMC913 0	Specification of P913 pin operation mode I/O port						
	1	INTP4 input						
	PMC99	Specification of P99 pin operation mode						
	0	I/O port						
	1	SCK01 I/O						
	PMC98	Specification of P98 pin operation mode						
	0	I/O port						
	1	SO01 output						
	PMC97	Specification of P97 pin operation mode						
	0	I/O port						
	1	SI01 input						
	PMC96	Specification of P96 pin operation mode						
	0	I/O port/TI51 input						
	1	TO51 output						
	PMC91	Specification of P91 pin operation mode						
	0	I/O port/KR7 input						
	1	RXD1 input						
	PMC90	Specification of P90 pin operation mode						
	0	I/O port/KR6 input						
	1	TXD1 out	out					

**Note** When reading from or writing to bits 8 to 15 of the PMC9 register in 8-bit or 1-bit units, specify these bits as bits 0 to 7 of the PMC9H register.

**Remark** The PMC9 register can be read or written in 16-bit units.

However, when the higher 8 bits and the lower 8 bits of the PMC9 register are used as the PMC9H register and as the PMC9L register, respectively, these registers can be read or written in 8-bit or 1-bit units.

#### (4) Port 9 function register H (PF9H)

After res	et: 00H	R/W	Address: FF	FFFC73H					
	7	6	5	4	3	2	1	0	
PF9H	0	0	0	0	0	0	PF99	PF98	
									-
	PF9n	C	Control of no	rmal outpu	t/N-ch ope	n-drain ou	tput (n = 8,	9)	
	0	Normal o	utput						
	1	N-ch ope	n-drain outp	ut					
Cautio	in the Be s outp	e followir ure to s ut.	ng sequen	ce. rt latch t	o 1 befo	ore settir	ig the pir	n to N-cł	ion pins, set n open-drain

- (5) Port 9 function control register (PFC9)
  - Caution When port 9 is set to its alternate function by the PMC9.PMC9n bit with the PFC9n bit maintaining the initial value (0), output becomes undefined. Therefore, to specify port 9 to alternate function 2, set the PFC9n bit to 1 first and then set the PMC9n bit to 1 (n = 0, 1, 6 to 9, 13 to 15).

	eset: 0000H	R/W			FFF472H, FFFF472H	I, PFC9H F	FFFF473H	
	15	14	13	12	11	10	9	8
PFC9 (PFC9H <sup>Note</sup> )	PFC910	PFC910	PFC910	0	0	0	PFC99	PFC98
	7	6	5	4	3	2	1	0
(PFC9L)	PFC97	PFC96	0	0	0	0	PFC91	PFC90
	PFC915		Specifica	tion of all	ernate-fur	nction pin c	f P915 pin	
	1	INTP6 inp	ut					
	PFC914		Specifica	tion of all	ernate-fur	nction pin c	f P914 pin	
	1	INTP5 inp	ut					
	PFC913		Specifica	tion of all	ernate-fur	nction pin o	f P913 pin	
	1	INTP4 inp	ut					
	PFC99		Specific	ation of a	ternate-fu	nction pin	of P99 pin	
	1	SCK01 I/C	)					
	PFC98		Specific	ation of a	lternate-fu	nction pin	of P98 pin	
	1	SO01 outp	out					
	PFC97		Specific	ation of a	lternate-fu	nction pin	of P97 pin	
	1	SI01 input						
	PFC96		Specific	ation of a	lternate-fu	nction pin	of P96 pin	
	1	TO51 outp	out					
	PFC91		Specific	ation of a	lternate-fu	nction pin	of P91 pin	
	1	RXD1 inpu	ut					
	PFC90		Specific	ation of a	lternate-fu	nction pin	of P90 pin	
	1	TXD1 outp	out					
	en reading cify these b		-				egister in 8	-bit or 1-bit
t	However, v he PFC9H	when the h	igher 8 bit	s and th PFC9L	e lower 8	bits of th	e PFC9 re	gister are use registers ca

# (6) Pull-up resistor option register 9 (PU9)

L

	set: 0000H	R/W	Address:		-FC52H, FFFC52H, F	ט ומע בבם	EEC 53H				
				FU9LFFI	-FFG52H, I	-096 FFF	-FFC55H				
	15	14	13	12	11	10	9	8			
PU9 (PU9H <sup>Note</sup> )	PU915	PU914	PU913	0	0	0	PU99	PU98			
	7	6	5	4	3	2	1	0			
(PU9L)	PU97	PU96	0	0	0	0	PU91	PU90			
	PU9n	PU9n Control of on-chip pull-up resistor connection (n = 0, 1, 6 to 9, 13 to 15)									
	0	0 Not connected									
	1	Connecte	d								
		-	-				egister in	8-bit or 1			
	specify these bits as bits 0 to 7 of the PU9H register.										

# 4.3.7 Port CM

Port CM is a 4-bit I/O port for which I/O settings can be controlled in 1-bit units. Port CM includes the following alternate functions.

# Table 4-10. Alternate-Function Pins of Port CM

Pin Name	Pin No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
PCM0	49	WAIT	Input	No	-	C-1
PCM1	50	CLKOUT	Output			C-2
PCM2	51	HLDAK	Output			C-2
PCM3	52	HLDRQ	Input			C-1

**Note** Software pull-up function

#### (1) Port CM register (PCM)

After res	set: 00H (o	utput latch)	R/W	Address	Address: FFFFF00CH						
	7	6	5	4	3	2	1	0			
PCM	0	0	0	0	PCM3	PCM2	PCM1	PCM0			
	PCMn		Control o	of output d	ata (in outp	ut mode) (r	n = 0 to 3)				
			D is output								
	0	0 is output									

# (2) Port CM mode register (PMCM)

After res	et: FFH	R/W	Address: F	FFFF02CH					
	7	6	5	4	3	2	1	0	
PMCM	1	1	1	1	PMCM3	PMCM2	PMCM1	PMCM0	
-									
	PMCMn			Control of	I/O mode (	(n = 0 to 3)			
	0	Output m	ode						
	1	Input mor	Input mode						

# (3) Port CM mode control register (PMCCM)

After res	set: 00H	R/W	Address: FF	FFF04CH								
	7	6	5	4	3	2	1	0				
PMCCM	0	0	0	0	PMCCM3	PMCCM2	PMCCM1	PMCCM0				
			Specification of PCM3 pin operation mode									
	PMCCM3		Spec	cification of	PCM3 pin	operation i	node					
	0	I/O port										
	1	HLDRQ ii	ILDRQ input									
	PMCCM2	2M2 Specification of PCM2 pin operation mode										
	0	I/O port										
	1	HLDAK o	utput									
	PMCCM1		Spec	cification of	PCM1 pin	operation I	node					
	0	I/O port										
	1	CLKOUT	output									
	PMCCM0		Spec	cification of	PCM0 pin	operation I	node					
	0	I/O port										
	1	WAIT inp	ut									
		wan np	ui									

# 4.3.8 Port CS

Port CS is a 2-bit I/O port for which I/O settings can be controlled in 1-bit units. Port CS includes the following alternate functions.

#### Table 4-11. Alternate-Function Pins of Port CS

Pin Name	Pin No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
PCS0	47	CS0	Output	No	_	C-3
PCS1	48	CS1	Output			C-3

**Note** Software pull-up function


#### (1) Port CS register (PCS)

After res	et: 00H (o	utput latch)	R/W	Address	FFFFF008	Н		
	7	6	5	4	3	2	1	0
PCS	0	0	0	0	0	0	PCS1	PCS0
		1						
	PCSn		Control	of output d	ata (in outpi	ut mode)	(n = 0, 1)	
	0	0 is output						
	1	1 is output						

#### (2) Port CS mode register (PMCS)

7       6       5       4       3       2       1       0         PMCS       1       1       1       1       1       1       PMCS1       PMCS0         PMCSn       Control of I/O mode (n = 0, 1)         0       Output mode	After res	et: FFH	R/W	Address: F	FFFF028H				
PMCSn Control of I/O mode (n = 0, 1)		7	6	5	4	3	2	1	0
	PMCS	1	1	1	1	1	1	PMCS1	PMCS0
0 Output mode		PMCSn			Control of	I/O mode	(n = 0, 1)		
		0	Output m	Output mode					
1 Input mode		1	Input mo	de					

#### (3) Port CS mode control register (PMCCS)



# 4.3.9 Port CT

Port CT is a 4-bit I/O port for which I/O settings can be controlled in 1-bit units. Port CT includes the following alternate functions.

#### Table 4-12. Alternate-Function Pins of Port CT

Pin Name	Pin No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
PCT0	53	WR0	Output	No	-	C-3
PCT1	54	WR1	Output			C-3
PCT4	55	RD	Output			C-3
PCT6	56	ASTB	Output			C-3

**Note** Software pull-up function

#### (1) Port CT register (PCT)

After res	et: 00H (o	utput latch)	R/W	Address:	FFFFF00	٩H			
	7	6	5	4	3	2	1	0	
PCT	0	PCT6	0	PCT4	0	0	PCT1	PCT0	
	PCTn	C	Control of	output data	(in output	mode) (n	= 0, 1, 4, 6)		
	0	0 is output							
			1 is output						

# (2) Port CT mode register (PMCT)

After res	set: FFH	R/W A	ddress: F	FFFF02AH					
	7	6	5	4	3	2	1	0	
PMCT	1	PMCT6	1	PMCT4	1	1	PMCT1	PMCT0	
	PMCTn		Control of I/O mode (n = 0, 1, 4, 6)						
	0	Output mo	utput mode						
	1	Input mod							

After re	set: 00H	R/W Add	dress: I	FFFFF04AH						
	7	6	5	4	3	2	1	0		
PMCCT	0	PMCCT6	0	PMCCT4	0	0	PMCCT1	PMCCT0		
	PMCCT6		Sp	ecification of I	PCT6 pin	operation	n mode			
	0	I/O port								
	1	ASTB outpu	t							
	PMCCT4		Specification of PCT4 pin operation mode							
	0	I/O port								
	1	RD output								
	PMCCT1		Sp	ecification of I	PCT1 pin	operation	n mode			
	0	I/O port								
	1	WR1 output								
	PMCCT0		Sp	ecification of	PCT0 pin	operatio	n mode			
	0	I/O port								
	1	WR0 output								

# (3) Port CT mode control register (PMCCT)

#### 4.3.10 Port DL

Port DL is a 16-bit I/O port for which I/O settings can be controlled in 1-bit units. Port DL includes the following alternate functions.

Pin Name	Pin No.	Alternate Function	I/O	PULL <sup>Note</sup>	Remark	Block Type
PDL0	57	AD0	I/O	No	-	C-4
PDL1	58	AD1	I/O			C-4
PDL2	59	AD2	I/O			C-4
PDL3	60	AD3	I/O			C-4
PDL4	61	AD4	I/O			C-4
PDL5	62	AD5	I/O			C-4
PDL6	63	AD6	I/O			C-4
PDL7	64	AD7	I/O			C-4
PDL8	65	AD8	I/O			C-4
PDL9	66	AD9	I/O			C-4
PDL10	67	AD10	I/O			C-4
PDL11	68	AD11	I/O			C-4
PDL12	69	AD12	I/O	]		C-4
PDL13	70	AD13	I/O	]		C-4
PDL14	71	AD14	I/O			C-4
PDL15	72	AD15	I/O			C-4

#### Table 4-13. Alternate-Function Pins of Port DL

Note Software pull-up function

# (1) Port DL register (PDL)

After re	After reset: 00H (output latch) R					Address: PDL FFFFF004H, PDLL FFFFF004H, PDLH FFFFF005H						
	15	14	13	12	11	10	9	8				
PDL (PDLH <sup>Note</sup> )	PDL15	PDL14	PDL13	PDL12	PDL11	PDL10	PDL9	PDL8				
	7	6	5	4	3	2	1	0				
(PDLL)	PDL7	PDL6	PDL5	PDL4	PDL3	PDL2	PDL1	PDL0				
	PDLn	PDLn Control of output data (in output mode) (n = 0 to 15)										
	0	0 0 is output										
	1	1 is outpu	t									
<b>Note</b> Wh spe		g from or bits as bit	-				gister in 8	B-bit or 1-I	bit units,			
	However, the PDLH		higher 8 and as the	bits and t PDLL re	he lower	8 bits of tl		egister are gisters can				

# (2) Port DL mode register (PMDL)

After res	et: FFFFH	R/W	Address:	PMDL FF PMDLL F	,	, PMDLH F	FFFF025F	1			
	15	14	13	12	11	10	9	8			
PMDL (PMDLH <sup>Note</sup> )	PMDL15	PMDL14	PMDL13	PMDL12	PMDL11	PMDL10	PMDL9	PMDL8			
_	7	6	5	4	3	2	1	0			
(PMDLL)	PMDL7	PMDL6	PMDL5	PMDL4	PMDL3	PMDL2	PMDL1	PMDL0			
	PMDLn	PMDLn Control of I/O mode (n = 0 to 15)									
	0	Output mo	ode								
	1	1 Input mode									
<b>Remark</b> Th Ho as	y these binne PMDL owever, was the PME	its as bits register ca /hen the h	0 to 7 of t an be read higher 8 b ter and as	he PMDL d or writte its and th the PMD	H register n in 16-bit e lower 8	units. bits of th	e PMDL ı	bit or 1-bit register are ese registe	e usec		

# (3) Port DL mode control register (PMCDL)

After re	eset: 0000H	R/W	Address:	PMCDL FI PMCDLL F		,	H FFFF04	I5H			
	15	14	13	12	11	10	9	8			
PMCDL (PMCDLH <sup>Note</sup> )	PMCDL15	PMCDL14	PMCDL13	PMCDL12	PMCDL11	PMCDL10	PMCDL9	PMCDL8			
	7	6	5	4	3	2	1	0			
(PMCDLL)	PMCDL7	PMCDL6	PMCDL5	PMCDL4	PMCDL3	PMCDL2	PMCDL1	PMCDL0			
	PMCDLn         Specification of PDLn pin operation mode (n = 0 to 15)										
	0	I/O port	address/da								
Caution W	y these bit	s as bits 0 fying the	to 7 of th	e PMCDL	H register	r.		it or 1-bit υ ful attentio			
<b>Remark</b> The PMCDL register can be read or written in 16-bit units. However, when the higher 8 bits and the lower 8 bits of the PMCDL register are use as the PMCDLH register and as the PMCDLL register, respectively, these register can be read or written in 8-bit or 1-bit units.											

# 4.4 Block Diagrams

Figure 4-2. Block Diagram of Type A-1





Figure 4-3. Block Diagram of Type C-1






Figure 4-4. Block Diagram of Type C-2





Figure 4-5. Block Diagram of Type C-3








Figure 4-7. Block Diagram of Type D-1-1




Figure 4-8. Block Diagram of Type D-1-2





Figure 4-9. Block Diagram of Type D-2








Figure 4-11. Block Diagram of Type E-5




Figure 4-12. Block Diagram of Type E-6




Figure 4-13. Block Diagram of Type E-7




Figure 4-14. Block Diagram of Type E-8




Figure 4-15. Block Diagram of Type E-9




Figure 4-16. Block Diagram of Type F-1




Figure 4-17. Block Diagram of Type F-2





Figure 4-18. Block Diagram of Type G-1










Figure 4-20. Block Diagram of Type G-7-1












Figure 4-23. Block Diagram of Type G-9





Figure 4-24. Block Diagram of Type H-1








Figure 4-26. Block Diagram of Type K

# 4.5 Port Register Setting When Alternate Function Is Used

Table 4-14 shows the port register settings when each port is used for an alternate function. When using a port pin as an alternate-function pin, refer to description of each pin.

Pin Name	Alternate F	unction	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of PFCn Register	Other Bits (Registers)
	Function Name	I/O			PMCn Register		
P00	TOH0	Output	P00 = Setting not required	PM00 = Setting not required	PMC00 = 1	-	-
P01	TOH1	Output	P01 = Setting not required	PM01 = Setting not required	PMC01 = 1	-	-
P02	NMI	Input	P02 = Setting not required	PM02 = Setting not required	PMC02 = 1	-	-
P03	INTP0	Input	P03 = Setting not required	PM03 = Setting not required	PMC03 = 1	-	-
P04	INTP1	Input	P04 = Setting not required	PM04 = Setting not required	PMC04 = 1	-	-
P05	INTP2	Input	P05 = Setting not required	PM05 = Setting not required	PMC05 = 1	-	-
P06	INTP3	Input	P06 = Setting not required	PM06 = Setting not required	PMC06 = 1	-	-
P30	TXD0	Output	P30 = Setting not required	PM30 = Setting not required	PMC30 = 1	-	-
P31	RXD0	Input	P31 = Setting not required	PM31 = Setting not required	PMC31 = 1	-	-
P32	ASCK0	Input	P32 = Setting not required	PM32 = Setting not required	PMC32 = 1	-	-
P33	TI000	Input	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 0	PFCE33 (PFCE3) = 0 <sup>Note 1</sup>
	TO00	Output	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 1	PFCE33 (PFCE3) = 0 <sup>Note 1</sup>
	TIP00 <sup>Note 1</sup>	Input	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 0	PFCE33 (PFCE3) = 1
	TOP00 <sup>Note 1</sup>	Output	P33 = Setting not required	PM33 = Setting not required	PMC33 = 1	PFC33 = 1	PFCE33 (PFCE3) = 1
P34	TI001	Input	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	$PFC34 = 0^{Note 1}$	PFCE34 (PFCE3) = 0 <sup>Note 1</sup>
	TIP01 <sup>Note 1</sup>	Input	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	PFC34 = 0	PFCE34 (PFCE3) = 1
	TOP01 <sup>Note 1</sup>	Output	P34 = Setting not required	PM34 = Setting not required	PMC34 = 1	PFC34 = 1	PFCE34 (PFCE3) = 1
P35	TI010	Input	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	PFC35 = 0	-
	TO01	Output	P35 = Setting not required	PM35 = Setting not required	PMC35 = 1	PFC35 = 1	-
P38	SDA0 <sup>Note 2</sup>	I/O	P38 = 1	PM38 = Setting not required	PMC38 = 1	-	PF38 (PF3H) = 1
P39	SCL0 <sup>Note 2</sup>	I/O	P39 = 1	PM39 = Setting not required	PMC39 = 1	-	PF39 (PF3H) = 1
P40	S100	Input	P40 = Setting not required	PM40 = Setting not required	PMC40 = 1	-	-
P41	SO00	Output	P41 = Setting not required	PM41 = Setting not required	PMC41 = 1	_	PF41 (PF4) = Don't care
P42	SCK00	I/O	P42 = Setting not required	PM42 = Setting not required	PMC42 = 1	-	PF42 (PF4) = Don't care

CHAPTER 4 PORT FUNCTIONS

Table 4-14. Settings When Port Pins Are Used for Alternate Functions (1/4)

Notes 1. Only in the µPD703211, 703211Y, 70F3211H, 70F3211HY

2. Only in products with an I<sup>2</sup>C bus (Y products)

Pin Name	Alternate F	unction	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of PFCn Register	Other Bits (Registers)
	Function Name	I/O			PMCn Register		
P50	TI011	Input	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFC50 = 0	-
	RTP00	Output	P50 = Setting not required	PM50 = Setting not required	PMC50 = 1	PFC50 = 1	-
	KR0	Input	P50 = Setting not required	PM50 = 1	PMC50 = 0	PFC50 = Setting not required	KRM0 (KRM) = 1
P51	TI50	Input	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFC51 = 0	-
	RTP01	Output	P51 = Setting not required	PM51 = Setting not required	PMC51 = 1	PFC51 = 1	-
	KR1	Input	P51 = Setting not required	PM51 = 1	PMC51 = 0	PFC51 = Setting not required	KRM1 (KRM) = 1
P52	TO50	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFC52 = 0	-
	RTP02	Output	P52 = Setting not required	PM52 = Setting not required	PMC52 = 1	PFC52 = 1	-
	KR2	Input	P52 = Setting not required	PM52 = 1	PMC52 = 0	PFC52 = Setting not required	KRM2 (KRM) = 1
P53	SIA0	Input	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFC53 = 0	-
	RTP03	Output	P53 = Setting not required	PM53 = Setting not required	PMC53 = 1	PFC53 = 1	-
	KR3	Input	P53 = Setting not required	PM53 = 1	PMC53 = 0	PFC53 = Setting not required	KRM3 (KRM) = 1
P54	SOA0	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFC54 = 0	PF54 (PF5) = Don't care
	RTP04	Output	P54 = Setting not required	PM54 = Setting not required	PMC54 = 1	PFC54 = 1	PF54 (PF5) = 0
	KR4	Input	P54 = Setting not required	PM54 = 1	PMC54 = 0	PFC54 = Setting not required	PF54 (PF5) = 0, KRM4 (KRM) = 1
P55	SCKA0	I/O	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFC55 = 0	PF55 (PF5) = Don't care
	RTP05	Output	P55 = Setting not required	PM55 = Setting not required	PMC55 = 1	PFC55 = 1	PF55 (PF5) = 0
	KR5	Input	P55 = Setting not required	PM55 = 1	PMC55 = 0	PFC55 = Setting not required	PF55 (PF5) = 0, KRM5 (KRM) = 1
P70	ANI0	Input	P70 = Setting not required	-	-	-	-
P71	ANI1	Input	P71 = Setting not required	-	-	_	_
P72	ANI2	Input	P72 = Setting not required	-	-	_	_
P73	ANI3	Input	P73 = Setting not required	-	-	_	_
P74	ANI4	Input	P74 = Setting not required	-	-	-	-
P75	ANI5	Input	P75 = Setting not required	-	-	_	_
P76	ANI6	Input	P76 = Setting not required	-	-	-	-
P77	ANI7	Input	P77 = Setting not required	_	-	_	-

Table 4-14. Settings When Port Pins Are Used for Alternate Functions (2/4)

User's Manual U16891EJ2V0UD

Pin Name	Alternate Fi	unction	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of PFCn Register	Other Bits (Registers)
	Function Name	I/O			PMCn Register		
P90	TXD1	Output	P90 = Setting not required	PM90 = Setting not required	PMC90 = 1	PFC90 = 1	-
	KR6	Input	P90 = Setting not required	PM90 = 1	PMC90 = 0	PFC90 = Setting not required	KRM6 (KRM) = 1
P91	RXD1	Input	P91 = Setting not required	PM91 = Setting not required	PMC91 = 1	PFC91 = 1	_
	KR7	Input	P91 = Setting not required	PM91 = 1	PMC91 = 0	PFC91 = Setting not required	KRM7 (KRM) = 1
P96	TI51	Input	P96 = Setting not required	PM96 = 1	PMC96 = 0	PFC96 = 0	_
	TO51	Output	P96 = Setting not required	PM96 = Setting not required	PMC96 = 1	PFC96 = 1	_
P97	SI01	Input	P97 = Setting not required	PM97 = Setting not required	PMC97 = 1	PFC97 = 1	_
P98	SO01	Output	P98 = Setting not required	PM98 = Setting not required	PMC98 = 1	PFC98 = 1	PF98 (PF9) = Don't care
P99	SCK01	I/O	P99 = Setting not required	PM99 = Setting not required	PMC99 = 1	PFC99 = 1	PF98 (PF9) = Don't care
P913	INTP4	Input	P913 = Setting not required	PM913 = Setting not required	PMC913 = 1	PFC913 = 1	-
P914	INTP5	Input	P914 = Setting not required	PM914 = Setting not required	PMC914 = 1	PFC914 = 1	-
P915	INTP6	Input	P915 = Setting not required	PM915 = Setting not required	PMC915 = 1	PFC915 = 1	_
PCM0	WAIT	Input	PCM0 = Setting not required	PMCM0 = Setting not required	PMCCM0 = 1	_	-
PCM1	CLKOUT	Output	PCM1 = Setting not required	PMCM1 = Setting not required	PMCCM1 = 1	_	-
PCM2	HLDAK	Output	PCM2 = Setting not required	PMCM2 = Setting not required	PMCCM2 = 1	_	-
PCM3	HLDRQ	Input	PCM3 = Setting not required	PMCM3 = Setting not required	PMCCM3 = 1	_	-
PCS0	CS0	Output	PCS0 = Setting not required	PMCS0 = Setting not required	PMCCS0 = 1	_	_
PCS1	CS1	Output	PCS1 = Setting not required	PMCS1 = Setting not required	PMCCS1 = 1	_	_
PCT0	WR0	Output	PCT0 = Setting not required	PMCT0 = Setting not required	PMCCT0 = 1	—	-
PCT1	WR1	Output	PCT1 = Setting not required	PMCT1 = Setting not required	PMCCT1 = 1	_	-
PCT4	RD	Output	PCT4 = Setting not required	PMCT4 = Setting not required	PMCCT4 = 1	_	-
PCT6	ASTB	Output	PCT6 = Setting not required	PMCT6 = Setting not required	PMCCT6 = 1	-	_

Table 4-14.	Settings When Port Pins Are Used for Alternate Functions (3/4)
-------------	--

Pin Name	Alternate Fu	unction	Pnx Bit of Pn Register	PMnx Bit of PMn Register	PMCnx Bit of	PFCnx Bit of PFCn Register	Other Bits (Registers)
	Function Name	I/O			PMCn Register		
PDL0	AD0	I/O	PDL0 = Setting not required	PMDL0 = Setting not required	PMCDL0 = 1	_	_
PDL1	AD1	I/O	PDL1 = Setting not required	PMDL1 = Setting not required	PMCDL1 = 1	_	_
PDL2	AD2	I/O	PDL2 = Setting not required	PMDL2 = Setting not required	PMCDL2 = 1	-	-
PDL3	AD3	I/O	PDL3 = Setting not required	PMDL3 = Setting not required	PMCDL3 = 1	_	_
PDL4	AD4	I/O	PDL4 = Setting not required	PMDL4 = Setting not required	PMCDL4 = 1	-	-
PDL5	AD5	I/O	PDL5 = Setting not required	PMDL5 = Setting not required	PMCDL5 = 1	-	_
PDL6	AD6	I/O	PDL6 = Setting not required	PMDL6 = Setting not required	PMCDL6 = 1	_	_
PDL7	AD7	I/O	PDL7 = Setting not required	PMDL7 = Setting not required	PMCDL7 = 1	_	_
PDL8	AD8	I/O	PDL8 = Setting not required	PMDL8 = Setting not required	PMCDL8 = 1	-	_
PDL9	AD9	I/O	PDL9 = Setting not required	PMDL9 = Setting not required	PMCDL9 = 1	_	_
PDL10	AD10	I/O	PDL10 = Setting not required	PMDL10 = Setting not required	PMCDL10 = 1	_	_
PDL11	AD11	I/O	PDL11 = Setting not required	PMDL11 = Setting not required	PMCDL11 = 1	-	_
PDL12	AD12	I/O	PDL12 = Setting not required	PMDL12 = Setting not required	PMCDL12 = 1	_	_
PDL13	AD13	I/O	PDL13 = Setting not required	PMDL13 = Setting not required	PMCDL13 = 1	_	_
PDL14	AD14	I/O	PDL14 = Setting not required	PMDL14 = Setting not required	PMCDL14 = 1	-	-
PDL15	AD15	I/O	PDL15 = Setting not required	PMDL15 = Setting not required	PMCDL15 = 1	_	

Table 4-14. Settings When Port Pins Are Used for Alternate Functions (4/4)

## 4.6 Cautions

#### 4.6.1 Cautions on bit manipulation instruction for port n register (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the value of the output latch of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

<Example> When PDL0 is an output port, PDL1 to PDL7 are input ports (all pin statuses are high level), and the value of the port latch is 00H, if the output of output port PDL0 is changed from low level to high level via a bit manipulation instruction, the value of the port latch is FFH. Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is

1 are the output latch and pin status, respectively. A bit manipulation instruction is executed in the following order in the V850ES/KF1.

<1> The Pn register is read in 8-bit units.


<2> The targeted one bit is manipulated.

<3> The Pn register is written in 8-bit units.

In step <1>, the value of the output latch (0) of PDL0, which is an output port, is read, while the pin statuses of PDL1 to PDL7, which are input ports, are read. If the pin statuses of PDL1 to PDL7 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.



#### Figure 4-27. Bit Manipulation Instruction (PDL0)

# 4.6.2 Hysteresis characteristics

In port mode, the following ports do not have hysteresis characteristics.

P02 to P06 P31 to P35, P38, P39 P40, P42 P97, P99, P913 to P915

# **CHAPTER 5 BUS CONTROL FUNCTION**

The V850ES/KF1 is provided with an external bus interface function by which external memories such as ROM and RAM, and I/O can be connected.

# 5.1 Features

- O 16-bit data bus
- O Multiplex bus output with a minimum of 3 bus cycles
- O Chip select function for up to 2 spaces
- O 8-bit/16-bit data bus selectable (for each area selected by chip select function)
- O Wait function
  - Programmable wait function of up to 7 states (selectable for each area selected by chip select function)
  - External wait function using WAIT pin
- O Idle state function
- O Bus hold function
- O Can be connected to the external device with port alternate-function pins.
- O Misalign access possible

# 5.2 Bus Control Pins

The pins used to connect an external device are listed in the table below.

Table 5-1.	<b>Bus Control Pins</b>
------------	-------------------------

Bus Control Pin	Alternate-Function Pin	I/O	Function	Register to Switch Between Port Mode/ Alternate-Function Mode
AD0 to AD15	PDL0 to PDL15	I/O	Address/data bus	PMCDL register
WAIT	PCM0	Input	External wait control	PMCCM register
CLKOUT	PCM1	Output	Internal system clock output	PMCCM register
CSO, CS1	PCS0, PCS1	Output	Chip select	PMCCS register
$\overline{WR0}, \overline{WR1}$	PCT0, PCT1	Output	Write strobe signal	PMCCT register
RD	PCT4	Output	Read strobe signal	PMCCT register
ASTB	PCT6	Output	Address strobe signal	PMCCT register
HLDRQ	PCM3	Input	Bus hold control	PMCCM register
HLDAK	PCM2	Output		

# 5.2.1 Pin status when internal ROM, internal RAM, or on-chip peripheral I/O is accessed

When the internal ROM, internal RAM, or on-chip peripheral I/O are accessed, the status of each pin is as follows.

#### Table 5-2. Pin Statuses When Internal ROM, Internal RAM, or On-Chip Peripheral I/O Is Accessed

Address/data bus (AD15 to AD0)	Undefined
Control signal	Inactive


Caution When a write access is performed to the internal ROM area, address, data, and control signals are activated in the same way as access to the external memory area.

## 5.2.2 Pin status in each operation mode

For the pin status of the V850ES/KF1 in each operation mode, refer to 2.2 Pin Status.

# 5.3 Memory Block Function

The 64 MB memory space is divided into chip select areas of (lower) 64 KB and 64 KB. The programmable wait function and bus cycle operation mode for each of these chip select areas can be independently controlled.





# 5.3.1 Chip select control function

Of the 64 MB (linear) address space, two 64 KB spaces (0100000H to 010FFFH/0200000H to 020FFFH) include two chip select control functions,  $\overline{CS0}$  and  $\overline{CS1}$ . The areas that can be selected by  $\overline{CS0}$  and  $\overline{CS1}$  are fixed.

By using these chip select control functions, the memory space can be used effectively. The allocation of the chip select areas is shown in the table below.

CS0	0100000H to 010FFFFH (64 KB)
CS1	0200000H to 020FFFFH (64 KB)

# 5.4 Bus Access

# 5.4.1 Number of clocks for access

The following table shows the number of base clocks required for accessing each resource.

Area (Bus Width) Bus Cycle Type	Internal ROM (32 Bits)	Internal RAM (32 Bits)	External Memory (16 Bits)	On-Chip Peripheral I/O (16 Bits)
Instruction fetch (normal access)	1	1 <sup>Note 1</sup>	3 + n	-
Instruction fetch (branch)	2	2 <sup>Note 1</sup>	3 + n	-
Operand data access	3	1	3 + n	3 <sup>Note 2</sup>

Notes 1. If the access conflicts with a data access, the number of clock is increased by 1.

2. This value varies depending on the setting of the VSWC register.

Remark Unit: Clocks/access

#### 5.4.2 Bus size setting function

The bus size of each external memory area selected by  $\overline{CSn}$  can be set to 8 bits or 16 bits by using the BSC register.

The external memory area of the V850ES/KF1 is selected by  $\overline{\text{CS0}}$  and  $\overline{\text{CS1}}$ .

# (1) Bus size configuration register (BSC)

This register can be read or written in 16-bit units. Reset sets BSC to 5555H.

# Caution Write to the BSC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the BSC register are complete.

After re	set: 5555	H R/W	Addres	ss: FFFFF0	66H			
_	15	14	13	12	11	10	9	8
BSC	0	1	0	1	0	1	0	1
	7	6	5	4	3	2	1	0
	0	0/1 <sup>Note</sup>	0	0/1 <sup>Note</sup>	0	BS10	0	BS00
CSn si	ignal					CS1		CS0
[	BSn0		Data	a bus width	of CSn sp	ace (n = 0,	1)	
	0	8 bits						
	1	16 bits						
	Note Ch	Be sure	to set b	loes not aff its 14, 12, and 1 to "	10, and		and cle	ar bits 15

## 5.4.3 Access by bus size

The V850ES/KF1 accesses the on-chip peripheral I/O and external memory in 8-bit, 16-bit, or 32-bit units. The bus size is as follows.

- The bus size of the on-chip peripheral I/O is fixed to 16 bits.
- The bus size of the external memory is selectable from 8 bits or 16 bits (by using the BSC register).

The operation when each of the above is accessed is described below. All data is accessed starting from the lower side.

The V850ES/KF1 supports only the little endian format.

Figure 5-2. Little Endian Address in Word

31	24 23	16	§ 15 8	3 7
000BH		000AH	0009H	0008H
0007H		0006H	0005H	0004H
0003H		0002H	0001H	0000H

## (1) Data space

The V850ES/KF1 has an address misalign function.

With this function, data can be placed at all addresses, regardless of the format of the data (word data or halfword data). However, if the word data or halfword data is not aligned at the boundary, a bus cycle is generated at least twice, causing the bus efficiency to drop.

#### (a) Halfword-length data access


A byte-length bus cycle is generated twice if the least significant bit of the address is 1.

#### (b) Word-length data access


- (i) A byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle are generated in that order if the least significant bit of the address is 1.
- (ii) A halfword-length bus cycle is generated twice if the lower 2 bits of the address are 10.

# (2) Byte access (8 bits)

# (a) 16-bit data bus width




### (b) 8-bit data bus width




# (3) Halfword access (16 bits)

# (a) With 16-bit data bus width




(b) 8-bit data bus width





# (4) Word access (32 bits)

# (a) 16-bit data bus width (1/2)





#### (a) 16-bit data bus width (2/2)





#### (b) 8-bit data bus width (1/2)





## 5.5 Wait Function

## 5.5.1 Programmable wait function

#### (1) Data wait control register 0 (DWC0)

To realize interfacing with a low-speed memory or I/O, up to seven data wait states can be inserted in the bus cycle that is executed for each CS space.

The number of wait states can be programmed by using the DWC0 register. Immediately after system reset, 7 data wait states are inserted for all the chip select areas.

The DWC0 register can be read or written in 16-bit units.

Reset sets DWC0 to 7777H.

- Cautions 1. The internal ROM and internal RAM areas are not subject to programmable wait, and are always accessed without a wait state. The on-chip peripheral I/O area is also not subject to programmable wait, and only wait control from each peripheral function is performed.
  - 2. Write to the DWC0 register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the DWC0 register are complete.

	15	14	13	12	11	10	9	8
DWC0	0	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>	0	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>
	7	6	5	4	3	2	1	0
	0	DW12	DW11	DW10	0	DW02	DW01	DW00
CSn s	signal		CS1				CS0	
	DWn2	DWn1	DWn0	Number of	wait states	s inserted in	CSn space	e (n = 0, 1)
	0	0	0	None				
	0	0	1	1				
	0	1	0	2				
	0	1	1	3				
	1	0	0	4				
	1	0	1	5				
	1	1	0	6				
	1	1	1	7				
	Note Ch Caution	nanging th	e value d	loes not af	fect the o	peration.		

#### 5.5.2 External wait function


To synchronize an extremely slow memory, I/O, or asynchronous system, any number of wait states can be inserted in the bus cycle by using the external wait pin ( $\overline{WAIT}$ ).

Access to each area of the internal ROM, internal RAM, and on-chip peripheral I/O is not subject to control by the external wait function, in the same manner as the programmable wait function.


The WAIT signal can be input asynchronously to CLKOUT, and is sampled at the falling edge of the clock in the T2 and TW states of the bus cycle. If the setup/hold time of the sampling timing is not satisfied, a wait state is inserted in the next state, or not inserted at all.


#### 5.5.3 Relationship between programmable wait and external wait

Wait cycles are inserted as the result of an OR operation between the wait cycles specified by the set value of the programmable wait and the wait cycles controlled by the  $\overline{WAIT}$  pin.



For example, if the timing of the programmable wait and the WAIT pin signal is as illustrated below, three wait states will be inserted in the bus cycle.





#### 5.5.4 Programmable address wait function

Address-setup or address-hold waits to be inserted in each bus cycle can be set by using the AWC register. Address wait insertion is set for each chip select area ( $\overline{CS0}$  and  $\overline{CS1}$ ).

If an address setup wait is inserted, it seems that the high-clock period of T1 state is extended by 1 clock. If an address hold wait is inserted, it seems that the low-clock period of T1 state is extended by 1 clock.

# (1) Address wait control register (AWC)

This register can be read or written in 16-bit units. Reset sets AWC to FFFFH.

- Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to address setup wait or address hold wait insertion.
  - 2. Write the AWC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the AWC register are complete.

After r	eset: FFFF	H R/W	Addres	ss: FFFFF	488H			
	15	14	13	12	11	10	9	8
AWC	1	1	1	1	1	1	1	1
	7	6	5	4	3	2	1	0
	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>	0/1 <sup>Note</sup>	AHW1	ASW1	AHW0	ASW0
CSn sig	nal				C	<u>S1</u>	C	<u>S0</u>
	AHWn		Specifies	insertion of	address h	old wait (n	= 0, 1)	
	0	Not inser	ted					
	1	Inserted						
	ASWn		Specifies i	nsertion of	address se	etup wait (n	= 0, 1)	
	0	Not inser	ted					
	1	Inserted						
	<b>Note</b> Changing the value does not affect the operation.							
	Caution	Be sure	to set bit	s 15 to 8	to "1".			

## 5.6 Idle State Insertion Function

To facilitate interfacing with low-speed memories, one idle state (TI) can be inserted after the T3 state in the bus cycle that is executed for each space selected by  $\overline{CSn}$ . By inserting idle states, the data output float delay time of the memory can be secured during read access (an idle state cannot be inserted during write access).

Whether the idle state is to be inserted can be programmed by using the BCC register.

An idle state is inserted for all the areas immediately after system reset.

## (1) Bus cycle control register (BCC)

This register can be read or written in 16-bit units. Reset sets BCC to AAAAH.

- Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to idle state insertion.
  - 2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the BCC register are complete.

BCC 1			1	11	10	9	8
	0	1	0	1	0	1	0
7	6	5	4	3	2	1	0
0/1 <sup>No</sup>	<sup>te</sup> 0	0/1 <sup>Note</sup>	0	BC11	0	BC01	0
CSn signal				CS1		CS0	
BCn	1	Spec	ifies inserti	on of idle st	ate (n = 0,	1)	
0	Not in	serted					
1	Insert	ed					
Note Cautic		the value d I <b>re to set b</b>				and clea	r bits 14,

# 5.7 Bus Hold Function

## 5.7.1 Functional outline

The HLDRQ and HLDAK functions are valid if the PCM2 and PCM3 pins are set to their alternate functions.

When the HLDRQ pin is asserted (low level), indicating that another bus master has requested bus mastership, the external address/data bus goes into a high-impedance state and is released (bus hold status). If the request for the bus mastership is cleared and the HLDRQ pin is deasserted (high level), driving these pins is started again.

During the bus hold period, execution of the program in the internal ROM and internal RAM is continued until a peripheral I/O register or the external memory is accessed.


The bus hold status is indicated by assertion (low level) of the HLDAK pin. The bus hold function enables the configuration of multi-processor type systems in which two or more bus masters exist.

Note that the bus hold request is not acknowledged during a multiple-access cycle initiated by the bus sizing function or a bit manipulation instruction.

Status	Data Bus Width	Access Type	Timing in Which Bus Hold Request Not Acknowledged	
CPU bus lock	16 bits	Word access to even address	Between first and second access	
		Word access to odd address	Between first and second access	
			Between second and third access	
		Halfword access to odd address	Between first and second access	
	8 bits	Word access	Between first and second access	
			Between second and third access	
			Between third and fourth access	
		Halfword access	Between first and second access	
Read-modify-write access of bit manipulation instruction	_	_	Between read access and write access	

## 5.7.2 Bus hold procedure

The bus hold status transition procedure is shown below.



#### 5.7.3 Operation in power save mode

Because the internal system clock is stopped in the STOP and IDLE modes, the bus hold status is not entered even if the HLDRQ pin is asserted.

In the HALT mode, the  $\overline{\text{HLDAK}}$  pin is asserted as soon as the  $\overline{\text{HLDRQ}}$  pin has been asserted, and the bus hold status is entered. When the  $\overline{\text{HLDRQ}}$  pin is later deasserted, the  $\overline{\text{HLDAK}}$  pin is also deasserted, and the bus hold status is cleared.

## 5.8 Bus Priority

Bus hold, instruction fetch (branch), instruction fetch (successive), and operand data access are executed in the external bus cycle.

Bus hold has the highest priority, followed by operand data access, instruction fetch (branch), and instruction fetch (successive).

An instruction fetch may be inserted between the read access and write access in a read-modify-write access.

If an instruction is executed for two or more accesses, an instruction fetch and bus hold are not inserted between accesses due to bus size limitations.

Priority	External Bus Cycle	Bus Master
High	Bus hold	External device
l t	Operand data access	CPU
↓	Instruction fetch (branch)	CPU
Low	Instruction fetch (successive)	CPU

## Table 5-3. Bus Priority

# 5.9 Bus Timing





Figure 5-4. Read Timing (Bus Size: 16 Bits, 16-bit Access)

Figure 5-5. Read Timing (Bus Size: 8 Bits)









Figure 5-6. Write Timing (Bus Size: 16 Bits, 16-bit Access)


Figure 5-7. Write Timing (Bus Size: 8 Bits)





# Figure 5-8. Bus Hold Timing (Bus Size: 16 Bits, 16-bit Access)





# 5.10 Cautions

With the external bus function, signals may not be output at the correct timing under the following conditions.

<Operating conditions>

• CLKOUT asynchronous (2.7 V  $\leq$  VDD = EVDD = AVREF0 < 4.0 V) When 1/fCPU < 84 ns

<Countermeasure>

When used under the above conditions, be sure to insert an address setup/hold wait using the AWC register (n = 0, 1).

- 70 ns < 1/fcPU < 84 ns</li>
   Set an address setup wait (ASWn bit = 1).
- 62.5 ns < 1/fcPU < 70 ns</li>
   Set an address setup wait (ASWn bit = 1) and address hold wait (AHWn bit = 1).

# CHAPTER 6 CLOCK GENERATION FUNCTION

# 6.1 Overview

The following clock generation functions are available.

O Main clock oscillator

<In PLL (×4) mode>

- fx = 2 to 5 MHz (fxx = 8 to 20 MHz: 4.5 V  $\leq$  V\_DD  $\leq$  5.5 V, REGC = V\_DD)
- fx = 2 to 4 MHz (fxx = 8 to 16 MHz: 4.0 V  $\leq$  VDD  $\leq$  5.5 V, REGC = VDD)
- fx = 2 to 4 MHz (fxx = 8 to 16 MHz: 4.0 V  $\leq$  VDD  $\leq$  5.5 V, REGC = 10  $\mu$ F)
- fx = 2 to 2.5 MHz (fxx = 8 to 10 MHz:  $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ , REGC = VDD)

<In clock through mode>

- fx = 2 to 10 MHz (fxx = 2 to 10 MHz: 2.7 V  $\leq$  VDD  $\leq$  5.5 V, REGC = VDD)
- fx = 2 to 10 MHz (fxx = 2 to 10 MHz: 4.0 V  $\leq$  VDD  $\leq$  5.5 V, REGC = 10  $\mu$ F)
- O Subclock oscillator
  - fxt = 32.768 kHz
- O Multiplication (×4) function by PLL (Phase Locked Loop)
  - Clock-through mode/PLL mode selectable
  - Usable voltage: VDD = 2.7 to 5.5 V
- O Internal system clock generation
  - 7 steps (fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxt)
- O Peripheral clock generation
- O Clock output function

Remark fx: Main clock oscillation frequency

- fxx: Main clock frequency
- fxT: Subclock frequency

# 6.2 Configuration




Figure 6-1. Clock Generator

# (1) Main clock oscillator

The main clock oscillator oscillates the following frequencies (fx):

- fx = 2 to 5 MHz (REGC = V<sub>DD</sub> = 4.5 to 5.5 V, in PLL mode)
- fx = 2 to 4 MHz (REGC = V<sub>DD</sub> = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 4 MHz (REGC = 10  $\mu$ F, V<sub>DD</sub> = 4.0 to 5.5 V, in PLL mode)
- fx = 2 to 2.5 MHz (REGC = VDD = 2.7 to 5.5 V, in PLL mode)
- fx = 2 to 10 MHz (REGC = VDD = 2.7 to 5.5 V, in clock through mode)
- fx = 2 to 10 MHz (REGC = 10  $\mu$ F, V<sub>DD</sub> = 4.0 to 5.5 V, in clock through mode)

#### (2) Subclock oscillator

The subclock oscillator oscillates a frequency of 32.768 kHz (fxr).

#### (3) Main clock oscillator stop control

This circuit generates a control signal that stops oscillation of the main clock oscillator. Oscillation of the main clock oscillator is stopped in the STOP mode or when the PCC.MCK bit = 1 (valid only when the PCC.CLS bit = 1).

#### (4) Prescaler 1

This prescaler generates the clock (fxx to fxx/1024) to be supplied to the following on-chip peripheral functions: TMP0<sup>Note 1</sup>, TM00, TM01, TM50, TM51, TMH0, TMH1, CSI00, CSI01, CSIA0, UART0, UART1, I<sup>2</sup>C0<sup>Note 2</sup>, ADC, and WDT2

**Notes 1.** Only in the μPD703211, 703211Y, 70F3211H, and 70F3211HY

2. I<sup>2</sup>C0 is available only in products with an I<sup>2</sup>C bus (Y products).

#### (5) Prescaler 2

This circuit divides the main clock (fxx).

The clock generated by prescaler 2 (fxx to fxx/32) is supplied to the selector that generates the CPU clock (fcPu) and internal system clock (fcLK).

fcLK is the clock supplied to the INTC, ROM correction, ROM, and RAM blocks, and can be output from the CLKOUT pin.

#### (6) Interval timer BRG

This circuit divides the clock (fx) generated by the main clock oscillator to a specific frequency (32.768 kHz) and supplies that clock to the watch timer block.

For details, refer to CHAPTER 11 INTERVAL TIMER, WATCH TIMER.

# (7) PLL

This circuit multiplies the clock (fx) generated by the main clock oscillator. It operates in two modes: clock-through mode in which fx is output as is, and PLL mode in which a multiplied clock is output. These modes can be selected by using the PLLCTL.SELPLL bit. Operation of the PLL can be started or stopped by the PLLCTL.PLLON bit.

# 6.3 Registers

# (1) Processor clock control register (PCC)

The PCC register is a special register. Data can be written to this register only in combination of specific sequences (refer to **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 03H.

	7	<6>	5	<4>	<3>	2	1	0		
PCC	FRC	MCK	MFRC	CLS <sup>Note</sup>	CK3	CK2	CK1	СКО		
	L									
	FRC	Use of subclock on-chip feedback resistor								
	0	Used								
	1	Not used								
		1								
	MCK	Control of main clock oscillator								
	0	Oscillation enabled								
1		Oscillation stopped								
	the CPL	J clock, the	operation	of the main			th the mair It stops af			
	the CPU clock ha • When th the MCH the prog	J clock, the as been cha ne main clo K bit to 0 ar	operation anged to the ck is stopped ad wait unti e switching	of the main e subclock. ed and the I the oscilla back to the	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k.	It stops aft the subcle has been s	ter the CPU ock, clear		
	the CPU clock ha • When th the MCH	J clock, the as been cha ne main clo K bit to 0 ar	operation anged to the ck is stopped ad wait unti e switching	of the main e subclock. ed and the I the oscilla	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k.	It stops aft the subcle has been s	ter the CPU ock, clear		
	the CPU clock ha • When th the MCH the prog	J clock, the is been cha ne main clo K bit to 0 ar gram before	operation anged to the ck is stopped ad wait unti e switching	of the main e subclock. ed and the I the oscilla back to the	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k.	It stops aft the subcle has been s	ter the CPU ock, clear		
	the CPU clock ha • When th the MCł the prog	J clock, the as been cha ne main clo K bit to 0 ar gram before Used	operation anged to the ck is stopped ad wait unti e switching	of the main e subclock. ed and the I the oscilla back to the	clock does device is o tion stabiliz main cloc	s not stop. perating or zation time k.	It stops aft the subcle has been s	ter the CPU ock, clear		
	the CPU clock ha • When th the MCł the prog	J clock, the as been cha ne main clo K bit to 0 ar gram before Used	operation anged to the ck is stopped ad wait unti e switching	of the main e subclock. ed and the l the oscilla back to the of main cloc	clock does device is o tion stabiliz main cloc	s not stop. perating oi zation time k. feedback re	It stops aft the subcle has been s	ter the CPU ock, clear		
	the CPL clock ha • When th the MCH the prog	J clock, the as been cha ne main clo K bit to 0 ar gram before Used Not used	operation anged to the ck is stopped ad wait unti e switching	of the main e subclock. ed and the l the oscilla back to the of main cloc Status o	clock does device is o tion stabiliz main clock	s not stop. perating oi zation time k. feedback re	It stops aft the subcle has been s	ter the CPU ock, clear		

(2/2)

1	СКЗ	CK2	CK1	CK0		ו
				СКО	Clock selection (fcLk/fcPU)	
	0	0	0	0	fxx	-
	0	0	0	1	fxx/2	
	0	0	1	0	fxx/4	
	0	0	1	1	fxx/8 (default value)	
	0	1	0	0	fxx/16	
	0	1	0	1	fxx/32	
	0	1	1	×	Setting prohibited	-
	1	×	×	×	fхт	
out 2. Use ma 3. Wh acc	put. e a bit r nipulatio en the C cess a re	manipulat n instruc CPU oper gister in	tion instr tion, do r rates on which a	ruction the sub- the sub- wait occ	sing the CK3 to CK0 bits) while C to manipulate the CK3 bit. When ge the set values of the CK2 to CK0 clock and no clock is input to the urs (refer to 3.4.8 (1) (b) Access to be access methods). If a wait occur	u using an 8-bit bits. • X1 pin, do not • special on-chip

Remark ×: don't care

- (a) Example of setting main clock operation  $\rightarrow$  subclock operation
  - <1> CK3 bit  $\leftarrow$  1: Use of a bit manipulation instruction is recommended. Do not change the CK2 to CK0 bits.
  - <2> Subclock operation: Read the CLS bit to check if subclock operation has started. It takes the following time after the CK3 bit is set until subclock operation is started.

Max.: 1/fxT (1/subclock frequency)

<3> MCK bit  $\leftarrow$  1: Set the MCK bit to 1 only when stopping the main clock.

Cautions 1. When stopping the main clock, stop the PLL.

2. If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied, then change to the subclock operation mode.

Internal system clock (fcLK) > Subclock (fxT: 32.768 kHz) × 4

**Remark** Internal system clock (fcLK): Clock generated from the main clock (fxx) by setting bits CK2 to CK0

[Description example]

<1>	_SET_SUB_RU	JN :	
	st.b	r0, PRCMD[r0]	
	set1	3, PCC[r0]	CK3 bit ← 1
<2>	_CHECK_CLS	:	
	tst1	4, PCC[r0]	Wait until subclock operation starts.
	bz	_CHECK_CLS	
<3>	_STOP_MAIN_	_CLOCK :	
	st.b	r0, PRCMD[r0]	
	set1	6, PCC[r0]	MCK bit $\leftarrow$ 1, main clock is stopped

**Remark** The above description is an example. Note with caution that the CLS bit is read in a closed loop in <2>.

## (b) Example of setting subclock operation $\rightarrow$ main clock operation

- <1> MCK bit  $\leftarrow$  0: Main clock starts oscillating
- <2> Insert waits by the program and wait until the oscillation stabilization time of the main clock elapses.
- <3> CK3 bit  $\leftarrow$  0: Use of a bit manipulation instruction is recommended. Do not change the CK2 to CK0 bits.
- <4> Main clock operation: It takes the following time after the CK3 bit is set until main clock operation is started.

Max.: 1/fxT (1/subclock frequency)

Therefore, insert one NOP instruction immediately after setting the CK3 bit to 0 or read the CLS bit to check if main clock operation has started.

## [Description example]

-	• •	-	
<1>	_START_MAII	N_OSC :	
	st.b	r0, PRCMD[r0]	Release of protection of special registers
	clr1	6, PCC[r0]	Main clock starts oscillating
<2>	movea	0x55, r0, r11	Wait for oscillation stabilization time
	_WAIT_OST	:	
	nop		
	nop		
	nop		
	addi	-1, r11, r11	
	mp	r0, r11	
	bne	_PROGRAM_WAIT	
<3>	st.b	r0, PRCMD[r0]	
	clr1	3, PCC[r0]	CK3 ← 0
<4>	_CHECK_CLS	:	
	tst1	4, PCC[r0]	Wait until main clock operation starts
	bnz	_CHECK_CLS	

**Remark** The above description is an example. Note with caution that the CLS bit is read in a closed loop in <4>.

# 6.4 Operation

## 6.4.1 Operation of each clock

The following table shows the operation status of each clock.

Register Setting and				Р	CC Regist	er			
Operation Status	CLS bit = MCK bit =	,				CLS bit = MCK bit =	,	CLS bit = MCK bit =	
Target Clock	During reset	During oscillation stabilization time count	HALT mode	IDLE mode	STOP mode	Subclock mode	Sub-IDLE mode	Subclock mode	Sub-IDLE mode
Main clock oscillator (fx)	×	0	0	0	×	0	0	×	×
Subclock oscillator (fxT)	0	0	0	0	0	0	0	0	0
CPU clock (fcpu)	×	×	×	×	×	0	×	0	×
Internal system clock (fclk)	×	×	0	×	×	0	×	0	×
Peripheral clock (fxx to fxx/1024)	×	×	0	×	×	0	×	×	×
WT clock (main)	×	0	0	0	×	0	0	×	×
WT clock (sub)	0	0	0	0	0	0	0	0	0
WDT1 clock (fxw)	×	0	0	0	×	0	0	×	×
WDT2 clock (main)	×	×	0	×	×	0	×	×	×
WDT2 clock (sub)	0	0	0	0	0	0	0	0	0

Table 6-1.	Operation	Status of	Each Clock
------------	-----------	-----------	------------

Remark O: Operable

×: Stopped

## 6.4.2 Clock output function

The clock output function is used to output the internal system clock (fcLK) from the CLKOUT pin.

The internal system clock (fcLK) is selected by using the PCC.CK3 to PCC.CK0 bits.

The CLKOUT pin functions alternately as the PCM1 pin and functions as a clock output pin if so specified by the control register of port CM.

The status of the CLKOUT pin is the same as the internal system clock in Table 6-1 and the pin can output the clock when it is in the operable status. It outputs a low level in the stopped status. However, the port mode (PCM1: input mode) is selected until the CLKOUT pin output is set after reset. Consequently, the CLKOUT pin goes into a high-impedance state.

## 6.4.3 External clock input function

An external clock can be directly input to the oscillator. Input the clock to the X1 pin and its inverse signal to the X2 pin. Set the PCC.MFRC bit to 1 (on-chip feedback resistor not used). Note, however, that oscillation stabilization time is inserted even in the external clock mode. Connect V<sub>DD</sub> directly to the REGC pin.

## 6.5 PLL Function

## 6.5.1 Overview

The PLL function is used to output the operating clock of the CPU and on-chip peripheral function at a frequency 4 times higher than the oscillation frequency, and select the clock-through mode.

When PLL function is used:Input clock = 2 to 5 MHz (fxx: 8 to 20 MHz)Clock-through mode:Input clock = 2 to 10 MHz (fxx: 2 to 10 MHz)

#### 6.5.2 Register

## (1) PLL control register (PLLCTL)

The PLLCTL register is an 8-bit register that controls the security function of PLL and RTO. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 01H.

PLLCTL	7	6 0	5	4	3	<2> RTOST0 <sup>Note</sup>	<1> SELPLL	<0> PLLON					
-		_		-	-								
	PLLON	LLON PLL operation control											
	0 PLL stopped												
	1 PLL operating												
		1											
	SELPLL			PLL	clock sel	ection							
	0	Clock-thro	ough operat	tion									
	1	PLL opera	ation										

### 6.5.3 Usage

## (1) When PLL is used

- After reset has been released, the PLL operates (PLLCTL.PLLON bit = 1), but because the default mode is the clock-through mode (PLLCTL.SELPLL bit = 0), select the PLL mode (SELPLL bit = 1).
- To set the STOP mode in which the main clock is stopped, or to set the IDLE mode, first select the clockthrough mode and then stop the PLL. To return from the IDLE or STOP mode, first enable PLL operation (PLLON bit = 1), and then select the PLL mode (SELPLL bit = 1).
- To enable the PLL operation, first set the PLLON bit to 1, wait for 200 μs, and then set the SELPLL bit to 1.
   To stop the PLL, first select the clock-through mode (SELPLL bit = 0), wait for 8 clocks or more, and then stop the PLL (PLLON bit = 0).

## (2) When PLL is not used

- The clock-through mode (SELPLL bit = 0) is selected after reset has been released, but the PLL is operating (PLLON bit = 1) and must therefore be stopped (PLLON bit = 0).
- **Remark** The PLL is operable in the IDLE mode. To realize low power consumption, stop the PLL. Be sure to stop the PLL when shifting to the STOP mode.

# CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)

Timer P (TMP) is a 16-bit timer/event counter. The following products of the V850ES/KF1 have TMP0.

µPD703211, 703211Y, 70F3211H, 70F3211HY

## 7.1 Overview

An outline of TMP0 is shown below.

- Clock selection: 8 ways
- Capture trigger input pins: 2
- External event count input pins: 1
- External trigger input pins: 1
- Timer/counters: 1
- Capture/compare registers: 2
- Capture/compare match interrupt request signals: 2
- Timer output pins: 2

# 7.2 Functions

TMP0 has the following functions.

- Interval timer
- External event counter
- External trigger pulse output
- One-shot pulse output
- PWM output
- Free-running timer
- Pulse width measurement

# 7.3 Configuration

TMP0 includes the following hardware.

Table 7-1.	Configuration	of TMP0

Item	Configuration
Timer register	16-bit counter
Registers	TMP0 capture/compare registers 0, 1 (TP0CCR0, TP0CCR1) TMP0 counter read buffer register (TP0CNT) CCR0, CCR1 buffer registers
Timer inputs	2 (TIP00 <sup>Note</sup> , TIP01 pins)
Timer outputs	2 (TOP00, TOP01 pins)
Control registers	TMP0 control registers 0, 1 (TP0CTL0, TP0CTL1) TMP0 I/O control registers 0 to 2 (TP0IOC0 to TP0IOC2) TMP0 option register 0 (TP0OPT0)

**Note** The TIP00 pin functions alternately as a capture trigger input signal, external event count input signal, and external trigger input signal.




Figure 7-1. Block Diagram of TMP0

#### (1) 16-bit counter

This 16-bit counter can count internal clocks or external events.

The count value of this counter can be read by using the TP0CNT register.

When the TP0CTL0.TP0CE bit = 0, the value of the 16-bit counter is FFFFH. If the TP0CNT register is read at this time, 0000H is read.

Reset sets the TP0CE bit to 0. Therefore, the 16-bit counter is set to FFFFH.

#### (2) CCR0 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TP0CCR0 register is used as a compare register, the value written to the TP0CCR0 register is transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTP0CC0) is generated.

The CCR0 buffer register cannot be read or written directly.

The CCR0 buffer register is cleared to 0000H after reset, as the TP0CCR0 register is cleared to 0000H.

## (3) CCR1 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TP0CCR1 register is used as a compare register, the value written to the TP0CCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated.

The CCR1 buffer register cannot be read or written directly.

The CCR1 buffer register is cleared to 0000H after reset, as the TP0CCR1 register is cleared to 0000H.

#### (4) Edge detector

This circuit detects the valid edges input to the TIP00 and TIP01 pins. No edge, rising edge, falling edge, or both the rising and falling edges can be selected as the valid edge by using the TP0IOC1 and TP0IOC2 registers.

#### (5) Output controller

This circuit controls the output of the TOP00 and TOP01 pins. The output controller is controlled by the TP0IOC0 register.

#### (6) Selector

This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event can be selected as the count clock.

## (7) Digital noise eliminator

This circuit is valid only when the TIP0a pin is used as a capture trigger input pin. This circuit is controlled by the TIP0a noise elimination register (PaNFC).

**Remark** a = 0, 1

# 7.4 Registers

## (1) TMP0 control register 0 (TP0CTL0)

The TP0CTL0 register is an 8-bit register that controls the operation of TMP0.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

The same value can always be written to the TP0CTL0 register by software.

After res	et: 00H	R/W	Address: F	FFFF5A0H				
	<7>	6	5	4	3	2	1	0
TP0CTL0	TP0CE	0	0	0	0	TP0CKS2	TP0CKS1	TP0CKS0
	TP0CE			TMP0 o	peratio	n control		
	0	TMP0 ope	eration disa	bled (TMP0	reset as	synchronous	ly <sup>Note</sup> ).	
	1	TMP0 ope	eration enab	oled. TMP0	operatio	on started.		
	TP0CKS2	TP0CKS1	TP0CKS0		Interna	al count clock	selection	
	0	0	0	fxx				
	0	0	1	fxx/2				
	0	1	0	fxx/4				
	0	1	1	fxx/8				
	1	0	0	fxx/16				
	1	0	1	fxx/32				
	1	1	0	fxx/64				
	1	1	1	fxx/128				
		1. Set t Whe TP00	he TP0CH n the va CKS2 to T	(S2 to TP0 Ilue of the	CKS0 e TP0 its car	bits when CE bit is n be set sir	the TP0C changed	from 0 to 1,
	Remark	fxx: Mai	n clock fre	equency				

# (2) TMP0 control register 1 (TP0CTL1)

The TP0CTL1 register is an 8-bit register that controls the operation of TMP0. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

TP0EST       Software trigger control         0       –         1       Generate a valid signal for external trigger input.         • In one-shot pulse output mode: A one-shot pulse is output with writing 1 to the TP0EST bit as the trigger.         • In external trigger pulse output mode: A PWM waveform is output with
TP0EST       Software trigger control         0       –         1       Generate a valid signal for external trigger input.         • In one-shot pulse output mode: A one-shot pulse is output with writing 1 to the TP0EST bit as the trigger.         • In external trigger pulse output mode: A PWM waveform is output with
0 – 1 Generate a valid signal for external trigger input. • In one-shot pulse output mode: A one-shot pulse is output with writing 1 to the TP0EST bit as the trigger. • In external trigger pulse output mode: A PWM waveform is output with
0 – 1 Generate a valid signal for external trigger input. • In one-shot pulse output mode: A one-shot pulse is output with writing 1 to the TP0EST bit as the trigger. • In external trigger pulse output mode: A PWM waveform is output with
<ul> <li>Generate a valid signal for external trigger input.</li> <li>In one-shot pulse output mode: A one-shot pulse is output with writing         <ol> <li>to the TP0EST bit as the trigger.</li> <li>In external trigger pulse output mode: A PWM waveform is output with</li> </ol> </li> </ul>
<ul> <li>In one-shot pulse output mode: A one-shot pulse is output with writing         <ol> <li>to the TP0EST bit as the trigger.</li> <li>In external trigger pulse output mode: A PWM waveform is output with</li> </ol> </li> </ul>
writing 1 to the TP0EST bit as the trigger.
TP0EEE Count clock selection
0 Disable operation with external event count input. (Perform counting with the count clock selected by the TP0CTL0.TP0CK to TP0CTL0.TP0CK2 bits.)
1 Enable operation with external event count input. (Perform counting at the valid edge of the external event count input signal.)
The TP0EEE bit selects whether counting is performed with the internal count clock or the valid edge of the external event count input.
TP0MD2 TP0MD1 TP0MD0 Timer mode selection
0 0 0 Interval timer mode
0 0 1 External event count mode
0 1 0 External trigger pulse output mode
0 1 1 One-shot pulse output mode
1 0 0 PWM output mode
1 0 1 Free-running timer mode

## (3) TMP0 I/O control register 0 (TP0IOC0)

The TP0IOC0 register is an 8-bit register that controls the timer output (TOP00, TOP01 pins). This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

	7	6	5	4	3	<2>	1	<0>					
TP0IOC0	0	0	0	0	TP0OL1	TP0OE1	TP0OL0	TP0OE0					
	TP0OL1			TOP01 pir	n output leve	el setting <sup>Not</sup>	e						
	0	TOP01	pin starts o	utput at hig	, gh level.								
	1	TOP01	pin starts o	utput at lov	w level.								
	TP0OE1			ТОРС	1 pin outpu	t setting							
	0	• When <sup>-</sup>	Timer output disabled • When TP0OL1 bit = 0: Low level is output from the TOP01 pin • When TP0OL1 bit = 1: High level is output from the TOP01 pin										
	1		Timer output enabled (a square wave is output from the TOP01 pin).										
	TP0OL0	_0 TOP00 pin output level setting <sup>Note</sup>											
	0	TOP00	pin starts o	utput at hig	gh level.								
	1	1 TOP00 pin starts output at low level.											
	TP0OE0	TP0OE0 TOP00 pin output setting											
-	0	Timer output disabled • When TP0OL0 bit = 0: Low level is output from the TOP00 pin • When TP0OL0 bit = 1: High level is output from the TOP00 pin											
	1	Timer ou	Timer output enabled (a square wave is output from the TOP00 pin).										
	TI	ote       The output level of the timer output pin (TOP0n) specified by the TP0OLn bit is shown below (n = 0, 1).         • When TP0OLn bit = 0       • When TP0OLn bit = 1         16-bit counter       16-bit counter         TP0CE bit       TP0CE bit         TOP0n output pin       TOP0n output pin											
		<ul> <li>ns 1. Rewrite the TP0OL1, TP0OE1, TP0OL0, and TP0OE0 bits when the TP0CTL0.TP0CE bit = 0. (The same value can be written when the TP0CE bit = 1.) If rewriting was mistakenly performed, clear the TP0CE bit to 0 and the set the bits again.</li> <li>2. Even if the TP0OLa bit is manipulated when the TP0CE and TP0OEa bits are 0, the TOP0a pin output level varies (a)</li> </ul>											

# (4) TMP0 I/O control register 1 (TP0IOC1)

The TP0IOC1 register is an 8-bit register that controls the valid edge of the capture trigger input signals (TIP00, TIP01 pins).

This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

	_	•	-	4	0	0								
TP0IOC1	7	6 0	5	4	3 TP0IS3	2 TP0IS2	1 TP0IS1	0 TP0IS0						
TFUIDET	0	0	0	0	110133	1F0132	110131	110130						
	TP0IS3	TP0IS2	Capture	e trigger inp	out signal (	FIP01 pin)	valid edge	settina						
	0	0	· ·	detection (d	<b>0</b> (	• •	•	5						
	0 1 Detection of rising edge													
	1	0		Detection of falling edge										
	1	1		of both ed	0									
					3									
	TP0IS1	TP0IS0	Capture	e trigger inp	out signal (	FIP00 pin)	valid edge	setting						
	0	0	No edge	detection (	capture ope	eration inva	lid)							
	0	1	Detection	of rising e	dge									
	1	0	Detection	of falling e	dge									
	1	1	Detection	of both ed	ges									
	1       1       Detection of both edges         Cautions 1. Rewrite the TP0IS3 to TP0IS0 bits when the TP0CTL0.TP0CE bit = 0. (The same value can be written when the TP0CE bit = 1.) If rewriting was mistakenly performed, clear the TP0CE bit to 0 and then set the bits again.         2. The TP0IS3 to TP0IS0 bits are valid only in the free-running timer mode and the pulse width measurement													

## (5) TMP0 I/O control register 2 (TP0IOC2)

The TP0IOC2 register is an 8-bit register that controls the valid edge of the external event count input signal (TIP00 pin) and external trigger input signal (TIP00 pin).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

<R>

	eset: 00H	R/W	Address: F	-FFFF5A4	·H								
	7	6	5	4	3	2	1	0					
TP0IOC2	0	0	0	0	TP0EES1	TP0EES0	TP0ETS1	TP0ETS0					
	TP0EES1	TP0EES0	External e	event coun	t input signa	al (TIP00 pi	n) valid edg	ge setting					
	0	0	0 No edge detection (external event count invalid)										
	0	1	Detection	Detection of rising edge									
	1	0	0 Detection of falling edge										
	1	1	Detection of both edges										
	TP0ETS1	TP0ETS0	Externa	al trigger in	nput signal (	TIP00 pin)	valid edge	setting					
	0	0											
	0	1	Detection of rising edge										
	1	0	Detection of falling edge										
		1 1 Detection of both edges											
					0		'C1 and '	TDOFTO					
		s 1. Rew bits can mist set t 2. The TP0 mod	rite the when th be writte akenly p he bits a TP0EES CTL1.TP(	TP0EES1 e TP0CT en when erformed gain. 1 and TF DEEE bit TL1.TP0	dges L, TP0EES L0.TP0CE the TP0C d, clear th P0EES0 b = 1 or wh MD2 to TF	E bit = 0. E bit = 1. ne TP0CE its are va en the ext	(The sam ) If rewr bit to 0 lid only t ternal eve	me value iting was and ther when the ent coun					

191

## (6) TMP0 option register 0 (TP0OPT0)

The TP0OPT0 register is an 8-bit register used to set the capture/compare operation and detect an overflow. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After re	set: 00H	R/W	Address: FF	FFF5A5H										
	7	6	5	4	3	2	1	<0>						
TP0OPT0	0	0	TP0CCS1 T	P0CCS0	0	0	0	TP00VF						
	TP0CCS1		TPOCCF	R1 register o	capture/c	compare se	lection							
	0	Compare	mpare register selected											
	1	Capture	apture register selected											
	The TP0	The TP0CCS1 bit setting is valid only in the free-running timer mode.												
	TP0CCS0			R0 register o	capture/c	compare se	lection							
	0	· ·	register sele											
	1													
	The TP0CCS0 bit setting is valid only in the free-running timer mode.													
			1											
		OVF		TMP0 over	flow dete	ection flag								
	Set (1)		Overflow o											
	Reset (0)		TP0OVF bit 0 written or TP0CTL0.TP0CE bit = 0											
	FFFFH mode. • An inter TP0OVI than the • The TP0 register • The TP0	• The TP0OVF bit is set when the 16-bit counter count value overflows from FFFFH to 0000H in the free-running timer mode or the pulse width measurement												
	Cautions	bit =	rite the TP = 0. (The s = 1.) If rew	ame valu	e can b	be writter	when t	he TP0CE						
			CE bit to 0	-				,						
		2. Be s	ure to clea	r bits 1 to	3, 6, ar	nd 7 to "0	".							

#### (7) TMP0 capture/compare register 0 (TP0CCR0)

The TP0CCR0 register can be used as a capture register or a compare register depending on the mode.

This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TP0OPT0.TP0CCS0 bit. In the pulse width measurement mode, the TP0CCR0 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TP0CCR0 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

# Caution Accessing the TP0CCR0 register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (1) (b).

15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         TPOCCR0	After res	set: 0	000H	F	?/W	Ade	dress:	: FFF	FF5A	N6H							
TP0CCR0		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TP0CCR0																

#### (a) Function as compare register

The TP0CCR0 register can be rewritten even when the TP0CTL0.TP0CE bit = 1.

The set value of the TP0CCR0 register is transferred to the CCR0 buffer register. When the value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTP0CC0) is generated. If TOP00 pin output is enabled at this time, the output of the TOP00 pin is inverted.

When the TPOCCR0 register is used as a cycle register in the interval timer mode, external event count mode, external trigger pulse output mode, one-shot pulse output mode, or PWM output mode, the value of the 16-bit counter is cleared (0000H) if its count value matches the value of the CCR0 buffer register.

#### (b) Function as capture register

When the TP0CCR0 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TP0CCR0 register if the valid edge of the capture trigger input pin (TIP00 pin) is detected. In the pulse width measurement mode, the count value of the 16-bit counter is stored in the TP0CCR0 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIP00 pin) is detected.

Even if the capture operation and reading the TP0CCR0 register conflict, the correct value of the TP0CCR0 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register				
Interval timer	Compare register	Anytime write				
External event counter	Compare register	Anytime write				
External trigger pulse output	Compare register	Batch write				
One-shot pulse output	Compare register	Anytime write				
PWM output	Compare register	Batch write				
Free-running timer	Capture/compare register	Anytime write				
Pulse width measurement	Capture register	-				

#### Table 7-2. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

#### (8) TMP0 capture/compare register 1 (TP0CCR1)

The TP0CCR1 register can be used as a capture register or a compare register depending on the mode.

This register can be used as a capture register or a compare register only in the free-running timer mode, depending on the setting of the TP0OPT0.TP0CCS1 bit. In the pulse width measurement mode, the TP0CCR1 register can be used only as a capture register. In any other mode, this register can be used only as a compare register.

The TP0CCR1 register can be read or written during operation.

This register can be read or written in 16-bit units.

Reset sets this register to 0000H.

# Caution Accessing the TP0CCR1 register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (1) (b).

After res	set: 0	000H	F	₹/W	Ad	dress:	: FFF	FF5A	\8H								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
TP0CCR1																	

#### (a) Function as compare register

The TP0CCR1 register can be rewritten even when the TP0CTL0.TP0CE bit = 1.

The set value of the TP0CCR1 register is transferred to the CCR1 buffer register. When the value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated. If TOP01 pin output is enabled at this time, the output of the TOP01 pin is inverted.

## (b) Function as capture register

When the TP0CCR1 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TP0CCR1 register if the valid edge of the capture trigger input pin (TIP01 pin) is detected. In the pulse width measurement mode, the count value of the 16-bit counter is stored in the TP0CCR1 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIP01 pin) is detected.

Even if the capture operation and reading the TP0CCR1 register conflict, the correct value of the TP0CCR1 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register				
Interval timer	Compare register	Anytime write				
External event counter	Compare register	Anytime write				
External trigger pulse output	Compare register	Batch write				
One-shot pulse output	Compare register	Anytime write				
PWM output	Compare register	Batch write				
Free-running timer	Capture/compare register	Anytime write				
Pulse width measurement	Capture register	_				

Table 7-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register

#### (9) TMP0 counter read buffer register (TP0CNT)

The TP0CNT register is a read buffer register that can read the count value of the 16-bit counter. If this register is read when the TP0CTL0.TP0CE bit = 1, the count value of the 16-bit timer can be read. This register is read-only, in 16-bit units.

The value of the TP0CNT register is cleared to 0000H when the TP0CE bit = 0. If the TP0CNT register is read at this time, the value of the 16-bit counter (FFFFH) is not read, but 0000H is read.

The value of the TP0CNT register is cleared to 0000H after reset, as the TP0CE bit is cleared to 0.

# Caution Accessing the TP0CNT register is disabled during subclock operation with the main clock stopped. For details, refer to 3.4.8 (1) (b).

15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         TPOCNT	After res	After reset: 0000H R Address: FFFF5AAH															
TPOCNT		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TP0CNT																

# 7.5 Operation

TMP0 can perform the following operations.

Operation	TP0CTL1.TP0EST Bit (Software Trigger Bit)	TIP00 Pin (External Trigger Input)	Capture/Compare Register Setting	Compare Register Write
Interval timer mode	Invalid	Invalid	Compare only	Anytime write
External event count mode <sup>Note 1</sup>	Invalid	Invalid	Compare only	Anytime write
External trigger pulse output mode <sup>Note 2</sup>	Valid	Valid	Compare only	Batch write
One-shot pulse output mode <sup>Note 2</sup>	Valid	Valid	Compare only	Anytime write
PWM output mode	Invalid	Invalid	Compare only	Batch write
Free-running timer mode	Invalid	Invalid	Switching enabled	Anytime write
Pulse width measurement mode <sup>Note 2</sup>	Invalid	Invalid	Capture only	Not applicable

**Notes 1.** To use the external event count mode, specify that the valid edge of the TIP00 pin capture trigger input is not detected (by clearing the TP0IOC1.TP0IS1 and TP0IOC1.TP0IS0 bits to "00").

2. When using the external trigger pulse output mode, one-shot pulse output mode, and pulse width measurement mode, select the internal clock as the count clock (by clearing the TP0CTL1.TP0EEE bit to 0).

## 7.5.1 Interval timer mode (TP0MD2 to TP0MD0 bits = 000)

In the interval timer mode, an interrupt request signal (INTTP0CC0) is generated at the specified interval if the TP0CTL0.TP0CE bit is set to 1. A square wave whose half cycle is equal to the interval can be output from the TOP00 pin.

Usually, the TP0CCR1 register is not used in the interval timer mode.







Figure 7-3. Basic Timing of Operation in Interval Timer Mode





When the TP0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H in synchronization with the count clock, and the counter starts counting. At this time, the output of the TOP00 pin is inverted. Additionally, the set value of the TP0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, the output of the TOP00 pin is inverted, and a compare match interrupt request signal (INTTP0CC0) is generated.

The interval can be calculated by the following expression.

Interval = (Set value of TP0CCR0 register + 1) × Count clock cycle





# Figure 7-4. Register Setting for Interval Timer Mode Operation (2/2)

(d)	TMP0 cou	unter read buffer register (TP0CNT)
	By reading	g the TP0CNT register, the count value of the 16-bit counter can be read.
(e)	ТМР0 сар	oture/compare register 0 (TP0CCR0)
	If the TP0	CCR0 register is set to D <sub>0</sub> , the interval is as follows.
	Interval =	$(D_0 + 1) \times Count clock cycle$
(f)	тмро сар	oture/compare register 1 (TP0CCR1)
	-	he TP0CCR1 register is not used in the interval timer mode. However, the set value of the
		I register is transferred to the CCR1 buffer register. A compare match interrupt request signal
		CC1) is generated when the count value of the 16-bit counter matches the value of the CCR1
	buffer regi	, mask the interrupt request by using the corresponding interrupt mask flag (TP0CCMK1).
	merelore	
	Remark	TMP0 I/O control register 1 (TP0IOC1), TMP0 I/O control register 2 (TP0IOC2), and TMP0
		option register 0 (TP0OPT0) are usually not used in the interval timer mode.
		However, set the TP0IOC2 register to use the external event count input.

#### (1) Interval timer mode operation flow




Figure 7-5. Software Processing Flow in Interval Timer Mode

### (2) Interval timer mode operation timing

## (a) Operation if TP0CCR0 register is cleared to 0000H


If the TP0CCR0 register is cleared to 0000H, the INTTP0CC0 signal is generated at each count clock, and the output of the TOP00 pin is inverted.

The value of the 16-bit counter is always 0000H.

Count clock						
16-bit counter	FFFFH	Оооон	Оооон	Оооон	оооон	
TP0CE bit						
TP0CCR0 register			0000H			
TOP00 pin output						
INTTP0CC0 signal						
		Interval time Count clock cycle	Interval time Count clock cycle	Interval time Count clock cycle	-	

## (b) Operation if TP0CCR0 register is set to FFFFH


If the TPOCCR0 register is set to FFFFH, the 16-bit counter counts up to FFFFH. The counter is cleared to 0000H in synchronization with the next count-up timing. The INTTPOCC0 signal is generated and the output of the TOP00 pin is inverted. At this time, an overflow interrupt request signal (INTTPOOV) is not generated, nor is the overflow flag (TP0OPT0.TP0OVF bit) set to 1.



#### (c) Notes on rewriting TP0CCR0 register

To change the value of the TP0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TP0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.




If the value of the TP0CCR0 register is changed from  $D_1$  to  $D_2$  while the count value is greater than  $D_2$  but less than  $D_1$ , the count value is transferred to the CCR0 buffer register as soon as the TP0CCR0 register has been rewritten. Consequently, the value of the 16-bit counter that is compared is  $D_2$ .

Because the count value has already exceeded D<sub>2</sub>, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D<sub>2</sub>, the INTTPOCCO signal is generated and the output of the TOP00 pin is inverted.

Therefore, the INTTP0CC0 signal may not be generated at the interval time " $(D_1 + 1) \times Count clock cycle$ " or " $(D_2 + 1) \times Count clock cycle$ " originally expected, but may be generated at an interval of " $(10000H + D_2 + 1) \times Count clock period$ ".

## (d) Operation of TP0CCR1 register





If the set value of the TP0CCR1 register is less than the set value of the TP0CCR0 register, the INTTP0CC1 signal is generated once per cycle. At the same time, the output of the TOP01 pin is inverted. The TOP01 pin outputs a square wave with the same cycle as that output by the TOP00 pin.




Figure 7-7. Timing Chart When  $D_{01} \ge D_{11}$ 

If the set value of the TP0CCR1 register is greater than the set value of the TP0CCR0 register, the count value of the 16-bit counter does not match the value of the TP0CCR1 register. Consequently, the INTTP0CC1 signal is not generated, nor is the output of the TOP01 pin changed.





Figure 7-8. Timing Chart When Do1 < D11

#### 7.5.2 External event count mode (TP0MD2 to TP0MD0 bits = 001)

In the external event count mode, the valid edge of the external event count input is counted when the TP0CTL0.TP0CE bit is set to 1, and an interrupt request signal (INTTP0CC0) is generated each time the specified number of edges have been counted. The timer output (TOP00, TOP01 pins) cannot be used.


Usually, the TP0CCR1 register is not used in the external event count mode.

## Figure 7-9. Configuration in External Event Count Mode



<R>

# Figure 7-10. Basic Timing in External Event Count Mode



When the TPOCE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter counts each time the valid edge of external event count input is detected. Additionally, the set value of the TPOCCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, and a compare match interrupt request signal (INTTP0CC0) is generated.

The INTTP0CC0 signal is generated each time the valid edge of the external event count input has been detected (set value of TP0CCR0 register + 1) times.



(a) TM	P0 cont	rol registe	er 0 (TP0(	CTLO)									
	TP0CE					TP0CKS2	TP0CKS1	TPOCKS	)				
TPOCTLO	0/1	0	0	0	0	0	0	0	]				
									0: Stop counting 1: Enable counting				
(b) TM	P0 cont	rol registo	TPOEEE	CTL1)		TP0MD2	TP0MD1	TP0MD0					
TP0CTL1	0	0	0	0	0	0	0	1	]				
(c) TM	P0 I/O c	ontrol reç	gister 0 (T	P0IOC0)	1				0, 0, 1: External event count mode				
					TP0OL1	TP0OE1	TP0OL0	TP0OE0					
TP0IOC0	0	0	0	0	0	0	0	0					
									0: Disable TOP00 pin output				
									0: Disable TOP01 pin output				
(d) TM	(d) TMP0 I/O control register 2 (TP0IOC2)												
-					TP0EES1	TP0EES0	TP0ETS1	TP0ETS0	1				
TP0IOC2	0	0	0	0	0/1	0/1	0	0					
									Select valid edge of external event count input				

#### Figure 7-11. Register Setting for Operation in External Event Count Mode (2/2)

#### (e) TMP0 counter read buffer register (TP0CNT)

The count value of the 16-bit counter can be read by reading the TP0CNT register.

#### (f) TMP0 capture/compare register 0 (TP0CCR0)

If  $D_0$  is set to the TP0CCR0 register, the counter is cleared and a compare match interrupt request signal (INTTP0CC0) is generated when the number of external event counts reaches ( $D_0 + 1$ ).

#### (g) TMP0 capture/compare register 1 (TP0CCR1)

Usually, the TP0CCR1 register is not used in the external event count mode. However, the set value of the TP0CCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTP0CC1) is generated.

Therefore, mask the interrupt signal by using the interrupt mask flag (TP0CCMK1).

**Remark** TMP0 I/O control register 1 (TP0IOC1) and TMP0 option register 0 (TP0OPT0) are not used in the external event count mode.

## (1) External event count mode operation flow




Figure 7-12. Flow of Software Processing in External Event Count Mode

- (2) Operation timing in external event count mode
- Cautions 1. In the external event count mode, do not set the TP0CCR0 and TP0CCR1 registers to 0000H.


<R>

<R>

2. In the external event count mode, use of the timer output is disabled. If performing timer output using external event count input, set the interval timer mode, and select the operation enabled by the external event count input for the count clock (TP0CTL1.TP0MD2 to TP0CTL1.TP0MD0 bits = 000, TP0CTL1.TP0EEE bit = 1).

#### (a) Operation if TP0CCR0 register is set to FFFFH


If the TP0CCR0 register is set to FFFFH, the 16-bit counter counts to FFFFH each time the valid edge of the external event count signal has been detected. The 16-bit counter is cleared to 0000H in synchronization with the next count-up timing, and the INTTP0CC0 signal is generated. At this time, the TP0OPT0.TP0OVF bit is not set.



#### (b) Notes on rewriting the TP0CCR0 register

To change the value of the TP0CCR0 register to a smaller value, stop counting once and then change the set value.

If the value of the TP0CCR0 register is rewritten to a smaller value during counting, the 16-bit counter may overflow.




If the value of the TP0CCR0 register is changed from  $D_1$  to  $D_2$  while the count value is greater than  $D_2$  but less than  $D_1$ , the count value is transferred to the CCR0 buffer register as soon as the TP0CCR0 register has been rewritten. Consequently, the value that is compared with the 16-bit counter is  $D_2$ .

Because the count value has already exceeded D<sub>2</sub>, however, the 16-bit counter counts up to FFFFH, overflows, and then counts up again from 0000H. When the count value matches D<sub>2</sub>, the INTTPOCCO signal is generated.

Therefore, the INTTPOCC0 signal may not be generated at the valid edge count of " $(D_1 + 1)$  times" or " $(D_2 + 1)$  times" originally expected, but may be generated at the valid edge count of " $(10000H + D_2 + 1)$  times".


(c) Operation of TP0CCR1 register





If the set value of the TP0CCR1 register is smaller than the set value of the TP0CCR0 register, the INTTP0CC1 signal is generated once per cycle.

Figure 7-14. Timing Chart When  $D_{01} \ge D_{11}$ 



If the set value of the TP0CCR1 register is greater than the set value of the TP0CCR0 register, the INTTP0CC1 signal is not generated because the count value of the 16-bit counter and the value of the TP0CCR1 register do not match.





Figure 7-15. Timing Chart When Do1 < D11


#### 7.5.3 External trigger pulse output mode (TP0MD2 to TP0MD0 bits = 010)

In the external trigger pulse output mode, 16-bit timer/event counter P waits for a trigger when the TP0CTL0.TP0CE bit is set to 1. When the valid edge of an external trigger input signal is detected, 16-bit timer/event counter P starts counting, and outputs a PWM waveform from the TOP01 pin.

Pulses can also be output by generating a software trigger instead of using the external trigger. When using a software trigger, a square wave that has one cycle of the PWM waveform as half its cycle can also be output from the TOP00 pin.









16-bit timer/event counter P waits for a trigger when the TPOCE bit is set to 1. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting at the same time, and outputs a PWM waveform from the TOP01 pin. If the trigger is generated again while the counter is operating, the counter is cleared to 0000H and <R> restarted. (The output of the TOP00 pin is inverted. The TOP01 pin outputs a high level regardless of the status (high/low) when a trigger occurs.)

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.


Active level width = (Set value of TP0CCR1 register) × Count clock cycle Cycle = (Set value of TP0CCR0 register + 1) × Count clock cycle Duty factor = (Set value of TP0CCR1 register)/(Set value of TP0CCR0 register + 1)

The compare match interrupt request signal INTTP0CC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTP0CC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TP0CCRa register is transferred to the CCRa buffer register when the count value of the 16-bit counter matches the value of the CCRa buffer register and the 16-bit counter is cleared to 0000H.

The valid edge of an external trigger input signal, or setting the software trigger (TP0CTL1.TP0EST bit) to 1 is used as the trigger.

**Remark** a = 0, 1





# Figure 7-18. Setting of Registers in External Trigger Pulse Output Mode (2/2)

(d)	TMP0 I/O	control r	egister 2	(TP0IOC2	2)				
					TP0EES1	TP0EES0	TP0ETS1	TP0ETS0	
TP0IOC2	0	0	0	0	0/1	0/1	0/1	0/1	
									Select valid edge of external trigger input Select valid edge of external event count input
.,	<b>TMP0 coι</b> The value			• •		ading the	TPOCNT	register.	
(f)	ТМР0 сар	oture/com	pare reg	isters 0 a	nd 1 (TPC	CCR0 an	nd TP0CC	R1)	
				•	nd D1 to	the TP0C	CR1 regis	ster, the c	ycle and active level of the
	PWM wav	eform are	as follow	S.					
	•	(D₀ + 1) × evel width		ock cycle ount clock	cycle				
	Remark			register 1 ger pulse o	•		IP0 option	register (	0 (TP0OPT0) are not used

# (1) Operation flow in external trigger pulse output mode




Figure 7-19. Software Processing Flow in External Trigger Pulse Output Mode (1/2)





Figure 7-19. Software Processing Flow in External Trigger Pulse Output Mode (2/2)

### (2) External trigger pulse output mode operation timing

# (a) Note on changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TP0CCR1 register last. Rewrite the TP0CCRa register after writing the TP0CCR1 register after the INTTP0CC0 signal is detected.



In order to transfer data from the TP0CCRa register to the CCRa buffer register, the TP0CCR1 register must be written.

To change both the cycle and active level width of the PWM waveform at this time, first set the cycle to the TP0CCR0 register and then set the active level width to the TP0CCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TP0CCR0 register, and then write the same value to the TP0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TP0CCR1 register has to be set.

After data is written to the TP0CCR1 register, the value written to the TP0CCRa register is transferred to the CCRa buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TP0CCR0 or TP0CCR1 register again after writing the TP0CCR1 register once, do so after the INTTP0CC0 signal is generated. Otherwise, the value of the CCRa buffer register may become undefined because the timing of transferring data from the TP0CCRa register to the CCRa buffer register conflicts with writing the TP0CCRa register.

**Remark** a = 0, 1

# (b) 0%/100% output of PWM waveform

To output a 0% waveform, clear the TP0CCR1 register to 0000H. If the set value of the TP0CCR0 register is FFFFH, the INTTP0CC1 signal is generated periodically.

Count clock		
16-bit counter	$D_0 - 1$ $D_0$ 0000 0001	$\frac{1}{10000000000000000000000000000000000$
TP0CE bit	 ,	
TP0CCR0 register	  Do	
TP0CCR1 register	 0000H	0000H
INTTP0CC0 signal	 ,	
INTTP0CC1 signal	 ,	
TOP01 pin output	 <u>}</u>	


To output a 100% waveform, set a value of (set value of TP0CCR0 register + 1) to the TP0CCR1 register. If the set value of the TP0CCR0 register is FFFFH, 100% output cannot be produced.

Count clock					
16-bit counter		$\sum_{j=1}^{n} D_0 - 1 $	0000 0001	$\int D_0 - 1 D_0$	0000
TP0CE bit		, ,		, ,	
TP0CCR0 register	 	۰ ۲	Do	)	
TP0CCR1 register	D_0 + 1	<del>،</del>	D <sub>0</sub> + 1	Do + 1	
INTTP0CC0 signal		<u> </u>		<u>}</u>	
INTTP0CC1 signal		<del>}</del>		· <del>······</del>	
TOP01 pin output		<u>}</u>		\$ <u></u>	


<R>

## (c) Conflict between trigger detection and match with TP0CCR1 register

If the trigger is detected immediately after the INTTPOCC1 signal is generated, the 16-bit counter is immediately cleared to 0000H, the output signal of the TOP01 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.




If the trigger is detected immediately before the INTTPOCC1 signal is generated, the INTTPOCC1 signal is not generated, and the 16-bit counter is cleared to 0000H and continues counting. The output signal of the TOP01 pin remains active. Consequently, the active period of the PWM waveform is extended.




## (d) Conflict between trigger detection and match with TP0CCR0 register

If the trigger is detected immediately after the INTTPOCC0 signal is generated, the 16-bit counter is cleared to 0000H and continues counting up. Therefore, the active period of the TOP01 pin is extended by time from generation of the INTTPOCC0 signal to trigger detection.




If the trigger is detected immediately before the INTTP0CC0 signal is generated, the INTTP0CC0 signal is not generated. The 16-bit counter is cleared to 0000H, the TOP01 pin is asserted, and the counter continues counting. Consequently, the inactive period of the PWM waveform is shortened.



## (e) Generation timing of compare match interrupt request signal (INTTP0CC1)

The timing of generation of the INTTP0CC1 signal in the external trigger pulse output mode differs from the timing of other INTTP0CC1 signals; the INTTP0CC1 signal is generated when the count value of the 16-bit counter matches the value of the TP0CCR1 register.




Usually, the INTTP0CC1 signal is generated in synchronization with the next count up, after the count value of the 16-bit counter matches the value of the TP0CCR1 register.

In the external trigger pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the timing of changing the output signal of the TOP01 pin.

#### 7.5.4 One-shot pulse output mode (TP0MD2 to TP0MD0 bits = 011)

In the one-shot pulse output mode, 16-bit timer/event counter P waits for a trigger when the TP0CTL0.TP0CE bit is set to 1. When the valid edge of an external trigger input is detected, 16-bit timer/event counter P starts counting, and outputs a one-shot pulse from the TOP01 pin.

Instead of the external trigger, a software trigger can also be generated to output the pulse. When the software trigger is used, the TOP00 pin outputs the active level while the 16-bit counter is counting, and the inactive level when the counter is stopped (waiting for a trigger).



## Figure 7-20. Configuration in One-Shot Pulse Output Mode




Figure 7-21. Basic Timing in One-Shot Pulse Output Mode

When the TPOCE bit is set to 1, 16-bit timer/event counter P waits for a trigger. When the trigger is generated, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a one-shot pulse from the TOP01 pin. After the one-shot pulse is output, the 16-bit counter is set to FFFFH, stops counting, and waits for a trigger. If a trigger is generated again while the one-shot pulse is being output, it is ignored.

The output delay period and active level width of the one-shot pulse can be calculated as follows.

Output delay period = (Set value of TP0CCR1 register)  $\times$  Count clock cycle Active level width = (Set value of TP0CCR0 register – Set value of TP0CCR1 register + 1)  $\times$  Count clock cycle

The compare match interrupt request signal INTTPOCC0 is generated when the 16-bit counter counts after its count value matches the value of the CCR0 buffer register. The compare match interrupt request signal INTTPOCC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The valid edge of an external trigger input or setting the software trigger (TP0CTL1.TP0EST bit) to 1 is used as the trigger.





Figure 7-22. Setting of Registers in One-Shot Pulse Output Mode (1/2)

# Figure 7-22. Setting of Registers in One-Shot Pulse Output Mode (2/2)

	TMP0 I/O		-		TP0EES1	TPOEESO	TP0ETS1	TP0ETS0	
TP0IOC2	0	0	0	0	0/1	0/1	0/1	0/1	
		1		1					Select valid edge of external trigger input Select valid edge of external event count input
(6)	The value				-	-		-	
(f)	TMP0 cap If D <sub>0</sub> is se delay peri Active leve	et to the T od of the o	P0CCR0 one-shot p	register a oulse are	nd D1 to as follows	the TP0C			ctive level width and output
			DC	ount alaal					
	Output de	lay period	$=$ D1 $\times$ G		Cycle				

#### (1) Operation flow in one-shot pulse output mode

<R>




#### Figure 7-23. Software Processing Flow in One-Shot Pulse Output Mode

#### (2) Operation timing in one-shot pulse output mode

#### (a) Note on rewriting TP0CCRa register

To change the set value of the TP0CCRa register to a smaller value, stop counting once, and then change the set value.

If the value of the TP0CCRa register is rewritten to a smaller value during counting, the 16-bit counter may overflow.



When the TP0CCR0 register is rewritten from  $D_{00}$  to  $D_{01}$  and the TP0CCR1 register from  $D_{10}$  to  $D_{11}$  where  $D_{00} > D_{01}$  and  $D_{10} > D_{11}$ , if the TP0CCR1 register is rewritten when the count value of the 16-bit counter is greater than  $D_{11}$  and less than  $D_{10}$  and if the TP0CCR0 register is rewritten when the count value is greater than  $D_{01}$  and less than  $D_{00}$ , each set value is reflected as soon as the register has been rewritten and compared with the count value. The counter counts up to FFFFH and then counts up again from 0000H. When the count value matches  $D_{11}$ , the counter generates the INTTP0CC1 signal and asserts the TOP01 pin. When the count value matches  $D_{01}$ , the counter generates the INTTP0CC0 signal, deasserts the TOP01 pin, and stops counting.

Therefore, the counter may output a pulse with a delay period or active period different from that of the one-shot pulse that is originally expected.

**Remark** a = 0, 1

## (b) Generation timing of compare match interrupt request signal (INTTP0CC1)

The generation timing of the INTTPOCC1 signal in the one-shot pulse output mode is different from other INTTPOCC1 signals; the INTTPOCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPOCCR1 register.

Count clock		
16-bit counter	D1 - 2 D1 - 1 D1 D1 D1 + 1 D1 + 2	
TP0CCR1 register	D1	
TOP01 pin output		
INTTP0CC1 signal		

Usually, the INTTP0CC1 signal is generated when the 16-bit counter counts up next time after its count value matches the value of the TP0CCR1 register.

In the one-shot pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the TOP01 pin.

# 7.5.5 PWM output mode (TP0MD2 to TP0MD0 bits = 100)

In the PWM output mode, a PWM waveform is output from the TOP01 pin when the TP0CTL0.TP0CE bit is set to 1. In addition, a pulse with one cycle of the PWM waveform as half its cycle is output from the TOP00 pin.




Figure 7-24. Configuration in PWM Output Mode




Figure 7-25. Basic Timing in PWM Output Mode

When the TP0CE bit is set to 1, the 16-bit counter is cleared from FFFFH to 0000H, starts counting, and outputs a PWM waveform from the TOP01 pin.

The active level width, cycle, and duty factor of the PWM waveform can be calculated as follows.


Active level width = (Set value of TP0CCR1 register ) × Count clock cycle Cycle = (Set value of TP0CCR0 register + 1) × Count clock cycle Duty factor = (Set value of TP0CCR1 register)/(Set value of TP0CCR0 register + 1)


The PWM waveform can be changed by rewriting the TP0CCRa register while the counter is operating. The newly written value is reflected when the count value of the 16-bit counter matches the value of the CCR0 buffer register and the 16-bit counter is cleared to 0000H.

The compare match interrupt request signal INTTP0CC0 is generated when the 16-bit counter counts next time after its count value matches the value of the CCR0 buffer register, and the 16-bit counter is cleared to 0000H. The compare match interrupt request signal INTTP0CC1 is generated when the count value of the 16-bit counter matches the value of the CCR1 buffer register.

The value set to the TP0CCRa register is transferred to the CCRa buffer register when the count value of the 16-bit counter matches the value of the CCRa buffer register and the 16-bit counter is cleared to 0000H.

**Remark** a = 0, 1





					TP0EES1	TP0EES0	TP0ETS1	TPOETSO	)
DC2	0	0	0	0	0/1	0/1	0	0	J
									Select valid edge of external event count input.
		unter read	l buffer re	egister (T	POCNT)				
			bit counte		-	-		-	
(f) ⊺ ∣	<b>ΓMP0 cap</b> f D₀ is se	oture/com	pare regi P0CCR0	i <b>sters 0 a</b> register a	ind 1 (TP	)CCR0 ar	nd TP0CC	:R1)	cycle and active level of
(f) ⊺ ∣	<b>TMP0 cap</b> f D₀ is se <sup>⊃</sup> WM wav Cycle =	oture/com	p <b>are reg</b> i P0CCR0 as follows	i <b>sters 0 a</b> register a s. ock cycle	n <b>d 1 (TP</b> ( nd D₁ to	)CCR0 ar	nd TP0CC	:R1)	cycle and active level of

# Figure 7-26. Register Setting in PWM Output Mode (2/2)

# (1) Operation flow in PWM output mode






Figure 7-27. Software Processing Flow in PWM Output Mode (1/2)






## (2) PWM output mode operation timing

## (a) Changing pulse width during operation

To change the PWM waveform while the counter is operating, write the TP0CCR1 register last. Rewrite the TP0CCRa register after writing the TP0CCR1 register after the INTTP0CC1 signal is detected.



To transfer data from the TP0CCRa register to the CCRa buffer register, the TP0CCR1 register must be written.

To change both the cycle and active level of the PWM waveform at this time, first set the cycle to the TP0CCR0 register and then set the active level to the TP0CCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TP0CCR0 register, and then write the same value to the TP0CCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TP0CCR1 register has to be set.

After data is written to the TP0CCR1 register, the value written to the TP0CCRa register is transferred to the CCRa buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TP0CCR0 or TP0CCR1 register again after writing the TP0CCR1 register once, do so after the INTTP0CC0 signal is generated. Otherwise, the value of the CCRa buffer register may become undefined because the timing of transferring data from the TP0CCRa register to the CCRa buffer register conflicts with writing the TP0CCRa register.

**Remark** a = 0, 1

# (b) 0%/100% output of PWM waveform

To output a 0% waveform, set the TP0CCR1 register to 0000H. If the set value of the TP0CCR0 register is FFFFH, the INTTP0CC1 signal is generated periodically.

Count clock			
16-bit counter		$D_{00} - 1 D_{00} 0000 0001 $	
TP0CE bit		,	(
TP0CCR0 register	D <sub>00</sub>	Doo	
TP0CCR1 register	0000H	0000Н	0000Н
INTTP0CC0 signal		,	<u></u>
INTTP0CC1 signal		ç	<u></u>
TOP01 pin output	Ś	<u>.</u>	() <del></del>


To output a 100% waveform, set a value of (set value of TP0CCR0 register + 1) to the TP0CCR1 register. If the set value of the TP0CCR0 register is FFFFH, 100% output cannot be produced.

Count clock				
16-bit counter		$\int D_{00} - 1 D_{00}$	0000 0001	
TP0CE bit		.,		,
TP0CCR0 register	D <sub>00</sub>	\$}	Doo	Doo
TP0CCR1 register	D_00 + 1	55	Doo + 1	Doo + 1
INTTP0CC0 signal		\ <u>}</u>		,
INTTP0CC1 signal		\$}		<u>,                                    </u>
TOP01 pin output		)}		}

<R>

## (c) Generation timing of compare match interrupt request signal (INTTP0CC1)

The timing of generation of the INTTPOCC1 signal in the PWM output mode differs from the timing of other INTTPOCC1 signals; the INTTPOCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPOCCR1 register.




Usually, the INTTPOCC1 signal is generated in synchronization with the next counting up after the count value of the 16-bit counter matches the value of the TPOCCR1 register.

In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the output signal of the TOP01 pin.

#### 7.5.6 Free-running timer mode (TP0MD2 to TP0MD0 bits = 101)

In the free-running timer mode, 16-bit timer/event counter P starts counting when the TP0CTL0.TP0CE bit is set to 1. At this time, the TP0CCRa register can be used as a compare register or a capture register, depending on the setting of the TP0OPT0.TP0CCS0 and TP0OPT0.TP0CCS1 bits.





When the TP0CE bit is set to 1, 16-bit timer/event counter P starts counting, and the output signals of the TOP00 and TOP01 pins are inverted. When the count value of the 16-bit counter later matches the set value of the TP0CCRa register, a compare match interrupt request signal (INTTP0CCa) is generated, and the output signal of the TOP0a pin is inverted.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFFH, it generates an overflow interrupt request signal (INTTPOOV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.

The TP0CCRa register can be rewritten while the counter is operating. If it is rewritten, the new value is reflected at that time, and compared with the count value.




Figure 7-29. Basic Timing in Free-Running Timer Mode (Compare Function)

When the TP0CE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIP0a pin is detected, the count value of the 16-bit counter is stored in the TP0CCRa register, and a capture interrupt request signal (INTTP0CCa) is generated.

The 16-bit counter continues counting in synchronization with the count clock. When it counts up to FFFH, it generates an overflow interrupt request signal (INTTPOOV) at the next clock, is cleared to 0000H, and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction by software.






Figure 7-30. Basic Timing in Free-Running Timer Mode (Capture Function)










#### Figure 7-31. Register Setting in Free-Running Timer Mode (2/2)

- (1) Operation flow in free-running timer mode
  - (a) When using capture/compare register as compare register









# (b) When using capture/compare register as capture register






Figure 7-33. Software Processing Flow in Free-Running Timer Mode (Capture Function) (1/2)






## (2) Operation timing in free-running timer mode

## (a) Interval operation with compare register

When 16-bit timer/event counter P is used as an interval timer with the TP0CCRa register used as a compare register, software processing is necessary for setting a comparison value to generate the next interrupt request signal each time the INTTP0CCa signal has been detected.



When performing an interval operation in the free-running timer mode, two intervals can be set with one channel.

To perform the interval operation, the value of the corresponding TP0CCRa register must be re-set in the interrupt servicing that is executed when the INTTP0CCa signal is detected.

The set value for re-setting the TP0CCRa register can be calculated by the following expression, where "Da" is the interval period.

Compare register default value:  $D_a - 1$ 


Value set to compare register second and subsequent time: Previous set value +  $D_a$ 

(If the calculation result is greater than FFFFH, subtract 10000H from the result and set this value to the register.)

**Remark** a = 0, 1

## (b) Pulse width measurement with capture register

When pulse width measurement is performed with the TP0CCRa register used as a capture register, software processing is necessary for reading the capture register each time the INTTP0CCa signal has been detected and for calculating an interval.




When executing pulse width measurement in the free-running timer mode, two pulse widths can be measured with one channel.

To measure a pulse width, the pulse width can be calculated by reading the value of the TP0CCRa register in synchronization with the INTTP0CCa signal, and calculating the difference between the read value and the previously read value.

**Remark** a = 0, 1


## (c) Processing of overflow when two capture registers are used


Care must be exercised in processing the overflow flag when two capture registers are used. First, an example of incorrect processing is shown below.



When two capture registers are used, and if the overflow flag is cleared to 0 by one capture register, the other capture register may not obtain the correct pulse width.


Use software when using two capture registers. An example of how to use software is shown below.






## (d) Processing of overflow if capture trigger interval is long

If the pulse width is greater than one cycle of the 16-bit counter, care must be exercised because an overflow may occur more than once from the first capture trigger to the next. First, an example of incorrect processing is shown below.



If an overflow occurs twice or more when the capture trigger interval is long, the correct pulse width may not be obtained.

If the capture trigger interval is long, slow the count clock to lengthen one cycle of the 16-bit counter, or use software. An example of how to use software is shown next.



- <2> An overflow occurs. Increment the overflow counter and clear the overflow flag to 0 in the overflow interrupt servicing.
- <3> An overflow occurs a second time. Increment (+1) the overflow counter and clear the overflow flag to 0 in the overflow interrupt servicing.
- <4> Read the TP0CCRa register.

Read the overflow counter.

 $\rightarrow$  When the overflow counter is "N", the pulse width can be calculated by (N  $\times$  10000H + Da1 – Da0).

In this example, the pulse width is  $(20000H + D_{a1} - D_{a0})$  because an overflow occurs twice. Clear the overflow counter (0H).

## (e) Clearing overflow flag

The overflow flag can be cleared to 0 by clearing the TP0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TP0OPT0 register. To accurately detect an overflow, read the TP0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Read Write Overflow flag (TPOOVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Overflow flag (TPOOVF bit)

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

#### 7.5.7 Pulse width measurement mode (TP0MD2 to TP0MD0 bits = 110)

In the pulse width measurement mode, 16-bit timer/event counter P starts counting when the TP0CTL0.TP0CE bit is set to 1. Each time the valid edge input to the TIP0a pin has been detected, the count value of the 16-bit counter is stored in the TP0CCRa register, and the 16-bit counter is cleared to 0000H.

The interval of the valid edge can be measured by reading the TP0CCRa register after a capture interrupt request signal (INTTP0CCa) occurs.

Select either the TIP00 or TIP01 pin as the capture trigger input pin. Specify "No edge detected" by using the TP0IOC1 register for the unused pins.

When an external clock is used as the count clock, measure the pulse width of the TIP01 pin because the external clock is fixed to the TIP00 pin. At this time, clear the TP0IOC1.TP0IS1 and TP0IOC1.TP0IS0 bits to 00 (capture trigger input (TIP00 pin): No edge detected).





Figure 7-34. Configuration in Pulse Width Measurement Mode





When the TPOCE bit is set to 1, the 16-bit counter starts counting. When the valid edge input to the TIPOa pin is later detected, the count value of the 16-bit counter is stored in the TPOCCRa register, the 16-bit counter is cleared to 0000H, and a capture interrupt request signal (INTTPOCCa) is generated.

The pulse width is calculated as follows.

#### <R> Pulse width = Captured value × Count clock cycle


If the valid edge is not input to the TIP0a pin even when the 16-bit counter counted up to FFFFH, an overflow interrupt request signal (INTTPOOV) is generated at the next count clock, and the counter is cleared to 0000H and continues counting. At this time, the overflow flag (TP0OPT0.TP0OVF bit) is also set to 1. Clear the overflow flag to 0 by executing the CLR instruction via software.

If the overflow flag is set to 1, the pulse width can be calculated as follows.

Pulse width = (10000H × TP0OVF bit set (1) count + Captured value) × Count clock cycle

**Remark** a = 0, 1

<R>





(e)	TMP0 opt	tion regis	ter 0 (TPC	OPT0)					
			TP0CCS1	TPOCCSO	)			TP00VF	
TPOOPTO	0	0	0	0	0	0	0	0/1	
								Overflow flag	
(f)	TMP0 cou The value			• •	,	ading the	TPOCNT	register.	
(g)	ТМР0 сар	oture/com	pare regi	sters 0 a	nd 1 (TPC	CCR0 an	d TP0CC	R1)	
	These reg detected.	jisters stor	e the cou	nt value o	f the 16-b	it counter	when the	valid edge input to the TI	P0a pin is
	Remarks	<ol> <li>TMP0</li> <li>a = 0,</li> </ol>		ol registe	r 0 (TP0IC	)C0) is no	t used in	the pulse width measuren	nent mode.

## Figure 7-36. Register Setting in Pulse Width Measurement Mode (2/2)

## (1) Operation flow in pulse width measurement mode




Figure 7-37. Software Processing Flow in Pulse Width Measurement Mode

#### (2) Operation timing in pulse width measurement mode

## (a) Clearing overflow flag

Г

The overflow flag can be cleared to 0 by clearing the TP0OVF bit to 0 with the CLR instruction and by writing 8-bit data (bit 0 is 0) to the TP0OPT0 register. To accurately detect an overflow, read the TP0OVF bit when it is 1, and then clear the overflow flag by using a bit manipulation instruction.

(i) Operation to write 0 (without conflict with setting)	(iii) Operation to clear to 0 (without conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Overflow flag (TPOOVF bit)
(ii) Operation to write 0 (conflict with setting)	(iv) Operation to clear to 0 (conflict with setting)
Overflow set signal 0 write signal Overflow flag (TP0OVF bit)	Overflow set signal 0 write signal Register access signal Overflow flag H (TPOOVF bit) H

To clear the overflow flag to 0, read the overflow flag to check if it is set to 1, and clear it with the CLR instruction. If 0 is written to the overflow flag without checking if the flag is 1, the set information of overflow may be erased by writing 0 ((ii) in the above chart). Therefore, software may judge that no overflow has occurred even when an overflow actually has occurred.

If execution of the CLR instruction conflicts with occurrence of an overflow when the overflow flag is cleared to 0 with the CLR instruction, the overflow flag remains set even after execution of the clear instruction.

## 7.5.8 Timer output operations

The following table shows the operations and output levels of the TOP00 and TOP01 pins.

Operation Mode	TOP01 Pin	TOP00 Pin
Interval timer mode	Square wave output	
External event count mode	Square wave output	-
External trigger pulse output mode	External trigger pulse output	Square wave output
One-shot pulse output mode	One-shot pulse output	
PWM output mode	PWM output	
Free-running timer mode	Square wave output (only when con	npare function is used)
Pulse width measurement mode		_

Table 7-4. Timer Output Control in Each Mode

## Table 7-5. Truth Table of TOP00 and TOP01 Pins Under Control of Timer Output Control Bits

TP0IOC0.TP0OLa Bit	TP0IOC0.TP0OEa Bit	TP0CTL0.TP0CE Bit	Level of TOP0a Pin
0	0	×	Low-level output
	1	0	Low-level output
		1	Low level immediately before counting, high level after counting is started
1	0	×	High-level output
	1	0	High-level output
		1	High level immediately before counting, low level after counting is started

**Remark** a = 0, 1

## 7.6 Eliminating Noise on Capture Trigger Input Pin (TIP0a)

The TIP0a pin has a digital noise eliminator.

However, this circuit is valid only when the pin is used as a capture trigger input pin; it is invalid when the pin is used as an external event count input pin or external trigger input pin.

Digital noise can be eliminated by specifying the alternate function of the TIP0a pin using the PMC3, PFC3, and PFCE3 registers.


The number of times of sampling can be selected from three or two by using the PaNFC.PaNFSTS bit. The sampling clock can be selected from fxx, fxx/2, fxx/4, fxx/16, fxx/32, or fxx/64, by using the PaNFC.PaNFC2 to PaNFC.PaNFC0 bits.

## (1) TIP0a noise elimination control register (PaNFC)

This register is used to select the sampling clock and the number of times of sampling for eliminating digital noise.

This register can be read or written in 8-bit or 1-bit units.

Reset input clears this register to 00H.



#### <Setting procedure>

- <1> Select the number of times of sampling and the sampling clock by using the PaNFC register.
- <2> Select the alternate function (of the TIP0a pin) by using the PMC3, PFC3, and PFCE3 registers.
- <3> Set the operating mode of TMP0 (such as the capture mode or the valid edge of the capture trigger).
- <4> Enable the TMP0 count operation.

#### <Noise elimination width>

The digital noise elimination width ( $t_{WTIPa}$ ) is as follows, where T is the sampling clock period and M is the number of times of sampling.


- twTIPa < (M 1)T: Accurately eliminated as noise
- $(M 1)T \le t_{WTIPa} < MT$ : Eliminated as noise or detected as valid edge
- twTIPa ≥ MT: Accurately detected as valid edge

Therefore, a pulse width of MT or longer must be input so that the valid edge of the capture trigger input can be accurately detected.

# 7.7 Cautions

## (1) Capture operation

When the capture operation is used and fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, or the external event counter (TP0CLT1.TP0EEE bit = 1) is selected as the count clock, FFFFH, not 0000H, may be captured in the TP0CCRn register if the capture trigger is input immediately after the TP0CE bit is set to 1.



## CHAPTER 8 16-BIT TIMER/EVENT COUNTER 0

In the V850ES/KF1, two channels of 16-bit timer/event counter 0 are provided.

## 8.1 Functions

16-bit timer/event counter 0n has the following functions (n = 0, 1).

## (1) Interval timer

16-bit timer/event counter 0n generates an interrupt request at the preset time interval.

## (2) Square-wave output

16-bit timer/event counter 0n can output a square wave with any selected frequency.

#### (3) External event counter

16-bit timer/event counter 0n can measure the number of pulses of an externally input signal.

## (4) One-shot pulse output

16-bit timer/event counter 0n can output a one-shot pulse whose output pulse width can be set freely.

#### (5) PPG output

16-bit timer/event counter 0n can output a rectangular wave whose frequency and output pulse width can be set freely.

## (6) Pulse width measurement

16-bit timer/event counter 0n can measure the pulse width of an externally input signal.

User's Manual U16891EJ2V0UD

<R>

## 8.2 Configuration

16-bit timer/event counter 0n includes the following hardware.

Item	Configuration
Time/counter	16-bit timer counter 0n (TM0n)
Register	16-bit timer capture/compare registers: 16-bit × 2 (CR0n0, CR0n1)
Timer input	2 (TI0n0, TI0n1 pins)
Timer output	1 (TO0n pin), output controller
Control registers <sup>Note</sup>	16-bit timer mode control register 0n (TMC0n)
	Capture/compare control register 0n (CRC0n) 16-bit timer output control register 0n (TOC0n)
	Prescaler mode register 0n (PRM0n)

Table 8-1.	Configuration	of 16-bit Timer/Eve	ent Counter 0n
------------	---------------	---------------------	----------------

Note To use the TI0n0, TI0n1, and TO0n pin functions, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.

The block diagram is shown below.




Figure 8-1. Block Diagram of 16-bit Timer/Event Counter 0n

## (1) 16-bit timer counter 0n (TM0n)

The TM0n register is a 16-bit read-only register that counts count pulses. The counter is incremented in synchronization with the rising edge of the count clock.

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	After reset: 0000H R Address: TM00 FFFFF600H, TM01 FFFFF610H																
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(n = 0, 1)	TM0n																
(1-0,1)	(n = 0, 1)																

The count value of the TM0n register can be read by reading the TM0n register when the values of the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are other than 00. The value of the TM0n register is 0000H if it is read when the TMC0n3 and TMC0n2 bits are 00.

The count value is reset to 0000H in the following cases.

- At reset signal generation
- If the TMC0n3 and TMC0n2 bits are cleared to 00
- If the valid edge of the TI0n0 pin is input in the mode in which the clear & start occurs when inputting the valid edge to the TI0n0 pin
- If the TM0n register and the CR0n0 register match in the mode in which the clear & start occurs when the TM0n register and the CR0n0 register match
- The TOC0n.OSPT0n bit is set to 1 in one-shot pulse output mode

## **Remark** n = 0, 1

(2) 16-bit timer capture/compare register 0n0 (CR0n0), 16-bit timer capture/compare register 0n1 (CR0n1)

The CR0n0 and CR0n1 registers are 16-bit registers that are used with a capture function or comparison function selected by using the CRC0n register.

Change of the value of the CR0n0 register while the timer is operating (TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = other than 00) is prohibited.

The value of the CR0n1 register can be changed during operation if the value has been set in a specific way. For details, see **8.5.1 Rewriting CR0n0 register during TM0n operation**.

These registers can be read or written in 16-bit units.

Reset sets these registers to 0000H.

#### After reset: 0000H R/W Address: CR000 FFFF602H, CR010 FFFF612H 15 14 13 12 11 10 9 8 7 6 5 4 З CR0n0 (n = 0, 1)

#### (a) 16-bit timer capture/compare register 0n0 (CR0n0)

#### (i) When the CR0n0 register is used as a compare register

The value set in the CR0n0 register is constantly compared with the TM0n register count value, and an interrupt request signal (INTTM0n0) is generated if they match. The value is held until the CR0n0 register is rewritten.

#### (ii) When the CR0n0 register is used as a capture register

The count value of the TM0n register is captured to the CR0n0 register when a capture trigger is input. As the capture trigger, an edge of a phase reverse to that of the TI0n0 pin or the valid edge of the TI0n1 pin can be selected by using the CRC0n or PRM0n register.

#### (b) 16-bit timer capture/compare register 0n1 (CR0n1)

After res	set: 0	t: 0000H		0000H R/W Address: CR001 FFFF604H, CR011 FFFF614H						-						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR0n1																
(n = 0, 1)																

## (i) When using the CR0n1 register as a compare register

The value set to the CR0n1 register and the count value of the TM0n register are always compared and when these values match, an interrupt request signal (INTTM0n1) is generated.

## (ii) When using the CR0n1 register as a capture register

The TM0n register count value is captured to the CR0n1 register by inputting a capture trigger. The valid edge of the TI0n0 pin can be selected as the capture trigger. The valid edge of the TI0n0 pin is set with the PRM0n register.

- Cautions 1. When the P33 and P35 pins are used as the valid edges of TI000 and TI010, these pins cannot be used as timer outputs (TO00, TO01). When these pins are used as timer outputs (TO00, TO01), they cannot be used as the valid edges of TI000 and TI010.
  - 2. If clearing of the TMC0n3 and TMC0n2 bits to 00 and input of the capture trigger conflict, then the captured data is undefined.
  - 3. To change the mode from the capture mode to the comparison mode, first clear the TMC0n3 and TMC0n2 bits to 00, and then change the setting.


A value that has been once captured remains stored in the CR0n0 and CR0n1 registers unless the device is reset. If the mode has been changed to the comparison mode, be sure to set a comparison value.

## (c) Setting range when used as compare register

When the CR0n0 or CR0n1 register is used as a compare register, set it as shown below.

Operation	CR0n0 Register	CR0n1 Register
<ul> <li>Operation as interval timer</li> <li>Operation as square-wave output</li> <li>Operation as external event counter</li> </ul>	0000H < N ≤ FFFFH	$0000H^{Note} \le M \le FFFFH$ Normally, this setting is not used. Mask the match interrupt signal (INTTM0n1).
<ul> <li>Operation in the clear &amp; start mode entered by TI0n0 pin valid edge input</li> <li>Operation as free-running timer</li> </ul>	$0000H^{Note} \le N \le FFFFH$	$0000H^{Note} \le M \le FFFFH$
Operation as PPG output	$M < N \le FFFFH$	$0000 H^{\text{Note}} \leq M < N$
Operation as one-shot pulse output	$0000H^{Note} \le N \le FFFFH (N \ne M)$	$0000H^{Note} \le M \le FFFH \ (M \ne N)$

- **Note** When 0000H is set, a match interrupt immediately after the timer operation does not occur and timer output is not changed, and the first match timing is as follows. A match interrupt occurs at the timing when the timer counter (TM0n register) is changed from 0000H to 0001H.
  - When the timer counter is cleared due to overflow
  - When the timer counter is cleared due to TI0n0 pin valid edge (when clear & start mode is entered by TI0n0 pin valid edge input)
  - When the timer counter is cleared due to compare match (when clear & start mode is entered by match between TM0n and CR0n0 (CR0n0 = other than 0000H, CR0n1 = 0000H))



## Remarks 1. N: CR0n0 register set value

- M: CR0n1 register set value
- 2. For details of operation enable bits (TMC0n.TMC0n3, TMC0n.TMC0n2 bits), refer to 8.3 (1) 16-bit timer mode control register 0n (TMC0n).




Table 8-2. Capture Operation of CR0n0 and CR0n1 Registers

Note The capture operation of the CR0n1 register is not affected by the setting of the CRC0n1 bit.

Caution To capture the count value of the TM0n register to the CR0n0 register by using the phase reverse to that input to the Tl0n0 pin, the interrupt request signal (INTTM0n0) is not generated after the value has been captured. If the valid edge is detected on the Tl0n1 pin during this operation, the capture operation is not performed but the INTTM0n0 signal is generated as an external interrupt signal. To not use the external interrupt, mask the INTTM0n0 signal.

Remarks 1. CRC0n1: See 8.3 (2) Capture/compare control register 0n (CRC0n).

ESn11, ESn10, ESn01, ESn00: See 8.3 (4) Prescaler mode register 0n (PRM0n).

**2.** n = 0, 1

## 8.3 Registers

Registers used to control 16-bit timer/event counter 0n are shown below.

- 16-bit timer mode control register 0n (TMC0n)
- Capture/compare control register 0n (CRC0n)
- 16-bit timer output control register 0n (TOC0n)
- Prescaler mode register 0n (PRM0n)

Remark To use the TI0n0, TI0n1, and TO0n pin functions, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.

## (1) 16-bit timer mode control register 0n (TMC0n)

TMC0n is an 8-bit register that sets the 16-bit timer/event counter 0n operation mode, the TM0n register clear mode, and output timing, and detects an overflow.

Rewriting TMCOn is prohibited during operation (when the TMCOn3 and TMCOn2 bits = other than 00). However, it can be changed when the TMCOn3 and TMCOn2 bits are cleared to 00 (stopping operation) and when the OVFOn bit is cleared to 0.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

- Cautions 1. 16-bit timer/event counter 0n starts operation at the moment TMC0n2 and TMC0n3 are set to values other than 00 (operation stop mode), respectively. Set TMC0n2 and TMC0n3 to 00 to stop the operation.
  - 2. Accessing the TMC0n register is prohibited when the CPU operates on subclock and the main clock oscillation is stopped. For details, refer to 3.4.8 (1) (b) Access to special on-chip peripheral I/O register.

**Remark** n = 0, 1


	7	6	5	4	3	2	1	<0>							
TMC0n	0	0	0	0	TMC0n3	TMC0n2	0	OVF0n							
(n = 0, 1)															
	TMC0n3	TMC0n2		Enable op	eration of 16-b	it timer/event	counter 0n								
	0	0	Disables TM	10n operation.	Stops supply	ving operating	clock. Clear	s 16-bit							
			timer counte	er (TM0n).											
	0	1	1 Free-running timer mode												
	1	0	Clear & start mode entered by TI0n0 pin valid edge input <sup>Note</sup>												
	1	1	Clear & start mode entered upon a match between TM0n and CR0n0												
	OVF0n		TM0n register overflow flag												
	Clear (0)	Clears OVF	On to 0 or TM	C0n.TMC0n3	and TMC0n.T	MC0n2 = 00									
	Set (1)	Overflow oc	curs.												
	(free-running entered upo	et to 1 when th g timer mode, on a match bet oe set to 1 by v	clear & start ı ween TM0n a	mode entered ind CR0n0).			•								
	(free-running entered upo	g timer mode, n a match bet	clear & start ı ween TM0n a	mode entered ind CR0n0).			•								

## (2) Capture/compare control register 0n (CRC0n)

The CRC0n register is the register that controls the operation of the CR0n0 and CR0n1 registers. Changing the value of the CRC0n register is prohibited during operation (when the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = other than 00).

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.



#### (3) 16-bit timer output control register 0n (TOC0n)

The TOC0n register is an 8-bit register that controls the TO0n pin output.

The TOCOn register can be rewritten while only the OSPTOn bit is operating (when the TMCOn.TMCOn3 and TMCOn.TMCOn2 bits = other than 00). Rewriting the other bits is prohibited during operation.

However, TOC0n4 can be rewritten during timer operation as a means to rewrite the CR0n1 register (see **8.5.1 Rewriting CR0n1 register during TM0n operation**).

This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

## Cautions 1. Be sure to set the TOC0n register using the following procedure.

- <1> Set the TOC0n4 and TOC0n1 bits to 1.
- <2> Set only the TOE0n bit to 1.
- <3> Set either the LVS0n bit or LVR0n bit to 1.
- 2. Restrictions are applied to the channels (TM00, TM01) in which the timer input and output share the same pin. For details, refer to 8.6 (1) Alternate functions of TI0n0/TO0n pins.

	7	<6>	<5>	4	<3>	<2>	1	<0>						
TOC0n	0	OSPT0n <sup>№te</sup>	OSPE0n <sup>Note</sup>	TOC0n4	LVS0n	LVR0n	TOC0n1	TOE0n						
n = 0, 1)														
	OSPT0n <sup>№te</sup>	One-shot pulse output trigger via software												
	0				-									
	1	One-shot pu	ne-shot pulse output											
		ne value of this bit is always "0" when it is read. it is set to 1, TM0n is cleared and started.												
	OSPE0n <sup>Note</sup>	One-shot pulse output operation control												
	0	0 Successive pulse output												
	1	One-shot pulse output If it is set to 1, TM0n is cleared and started. ot pulse output operates correctly in the free-running timer mode or clear & start mode enter in valid edge input. e-shot pulse cannot be output in the clear & start mode entered upon a match between the T 0n0 registers.												
	TI0n0 pin va The one-sho													
	TOC0n4 TOOn pin output control on match between CR0n1 and TM0n registers													
	0	Disables inv	ersion operati	on										
	1	Enables inve	ersion operatio	on										
	The interrup	t signal (INTT	M0n1) is gene	erated even w	hen the TOCO	)n4 bit = 0.								
	pin, o	only the sof		er is valid a	s the one-s	-	and output s output. The							

(1/2)

12	/ <b>?</b> )
( _	( _ )

LVS0n	LVR0n	Setting of TO0n pin output status				
0	0	No change				
0	1	Initial value of TO0n pin output is low level (TO0n pin output is cleared to 0).				
1	0	nitial value of TO0n pin output is high level (TO0n pin output is set to 1).				
1	1	Setting prohibited				
<ul> <li>Be sure to The LVSC</li> <li>The LVSC level of th affected.</li> </ul>	o set the LVS( )n, LVR0n, an )n and LVR0n e TO0n pin ca	ot have to be set, leave the LVS0n and LVR0n bits as 00n. On and LVR0n bits when TOE0n = 1. d TOE0n bits being simultaneously set to 1 is prohibited. bits are trigger bits. By setting these bits to 1, the initial value of the output an be set. Even if these bits are cleared to 0, output of the TO0n pin is not				
		n and LVR0n bits are always 0 when they are read. On and LVR0n bits, see <b>8.5.2 Setting LVS0n and LVR0n bits</b> .				
	o set the LVS					
For how to	o set the LVS	On and LVROn bits, see 8.5.2 Setting LVSOn and LVROn bits.				
For how to TOC0n1	o set the LVS T Disables inv	On and LVR0n bits, see <b>8.5.2 Setting LVS0n and LVR0n bits</b> .				
• For how to TOC0n1 0 1	o set the LVS T Disables inv Enables inve	On and LVR0n bits, see <b>8.5.2 Setting LVS0n and LVR0n bits</b> . O0n pin output control on match between CR0n0 and TM0n registers ersion operation				
For how to TOC0n1 0 1 The interrup	o set the LVS T Disables inv Enables inve	On and LVR0n bits, see <b>8.5.2 Setting LVS0n and LVR0n bits</b> . OOn pin output control on match between CR0n0 and TM0n registers ersion operation ersion operation M0n0) is generated even when the TOC0n1 bit = 0.				
• For how to TOC0n1 0 1	o set the LVS T Disables inv Enables inve t signal (INTT	On and LVR0n bits, see <b>8.5.2 Setting LVS0n and LVR0n bits</b> . OOn pin output control on match between CR0n0 and TM0n registers ersion operation				

## (4) Prescaler mode register 0n (PRM0n)

The PRM0n register is the register that sets the TM0n register count clock and TI0n0 and TI0n1 pin input valid edges.

Rewriting the PRM0n register is prohibited during operation (when the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = other than 00).

This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

- Cautions 1. Do not apply the following setting when setting the PRM0n1 and PRM0n0 bits to 11 (to specify the valid edge of the TI0n0 pin as a count clock).
  - Clear & start mode entered by the TI0n0 pin valid edge
  - Setting the TI0n0 pin as a capture trigger
  - 2. If the operation of the 16-bit timer/event counter 0n is enabled when the TI0n0 or TI0n1 pin is at high level and when the valid edge of the TI0n0 or TI0n1 pin is specified to be the rising edge or both edges, the high level of the TI0n0 or TI0n1 pin is detected as a rising edge. Note this when the TI0n0 or TI0n1 pin is pulled up. However, the rising edge is not detected when the timer operation has been once stopped and is then enabled again.
  - 3. When the P33 and P35 pins are used as the valid edges of TI000 and TI010, these pins cannot be used as timer outputs (TO00, TO01). When these pins are used as timer outputs (TO00, TO01), they cannot be used as the valid edges of TI000 and TI010.

	7	6	5	4	3	2	1	0
PRM0n	ESn11	ESn10	ESn01	ESn00	0	0	PRM0n1	PRM0n0
(n = 0, 1)								
	ESn11	ESn10		TI0n1 pin valid edge selection				
	0	0	Falling edge	Falling edge				
	0	1	Rising edge	Rising edge				
	1	0	Setting prohibited					
	1	1	Both falling and rising edges					
			•					
	ESn01	ESn00	TI0n0 pin valid edge selection					
	0	0	Falling edge					
	0	1	Rising edge					
	1	0	Setting prohibited					
	1	1	Both falling and rising edges					

## (a) Count clock for 16-bit timer/event counter 00

PRM001 Bit	PRM000 Bit	Selection of Count Clock <sup>Note 1</sup>				
		Count Clock	fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz	
0	0	fxx/2	100 ns	125 ns	200 ns	
0	1	fxx/4	200 ns	250 ns	400 ns	
1	0	fxx/8	400 ns	500 ns	800 ns	
1	1	Valid edge of TI000 <sup>Note 2</sup>	_	-	_	

**Notes 1.** When the internal clock is selected, set so as to satisfy the following conditions:

 $V_{\text{DD}}$  = REGC = 4.0 to 5.5 V: Count clock  $\leq$  10 MHz

VDD = 4.0 to 5.5 V, REGC = 10  $\mu$ F: Count clock  $\leq$  5 MHz

Vdd = REGC = 2.7 to 4.0 V: Count clock  $\leq 5~MHz$ 

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).

## (b) Count clock for 16-bit timer/event counter 01

PRM011 Bit	PRM010 Bit	Selection of Count Clock <sup>Note 1</sup>				
		Count Clock	fxx = 20 MHz	fxx = 16 MHz	fxx = 10 MHz	
0	0	fxx	Setting prohibited	Setting prohibited	100 ns	
0	1	fxx/4	200 ns	250 ns	400 ns	
1	0	INTWT	-	-	-	
1	1	Valid edge of TI010 <sup>Note 2</sup>	_	_	_	

Notes 1. When the internal clock is selected, set so as to satisfy the following conditions:

 $V_{DD}$  = REGC = 4.0 to 5.5 V: Count clock  $\leq$  10 MHz

VDD = 4.0 to 5.5 V, REGC = 10  $\mu$ F: Count clock  $\leq$  5 MHz

 $V_{\text{DD}}$  = REGC = 2.7 to 4.0 V: Count clock  $\leq 5~\text{MHz}$ 

2. The external clock requires a pulse longer than two cycles of the internal clock (fxx/4).


## 8.4 Operation


## 8.4.1 Interval timer operation


If the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 11 (clear & start mode entered upon a match between the TM0n register and the CR0n0 register), the count operation is started in synchronization with the count clock.

When the value of the TM0n register later matches the value of the CR0n0 register, the TM0n register is cleared to 0000H and a match interrupt signal (INTTM0n0) is generated. This INTTM0n0 signal enables the TM0n register to operate as an interval timer.

- Remarks 1. For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For enabling the INTTM0n0 interrupt, refer to CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION.









#### (a) 16-bit timer mode control register 0n (TMC0n) TMC0n3 TMC0n2 0 OVF0n 0 0 0 0 0 0 1 1 Clears and starts on match between TM0n and CR0n0. (b) Capture/compare control register 0n (CRC0n) CRC0n2 CRC0n1 CRC0n0 0 0 0 0 0 0 0 0 CR0n0 used as compare register (c) 16-bit timer output control register 0n (TOC0n) OSPT0n OSPE0n TOC0n4 LVS0n LVR0n TOC0n1 TOE0n 0 0 0 0 0 0 0 0 (d) Prescaler mode register 0n (PRM0n) ESn11 ESn10 ESn01 ESn00 PRM0n1 PRM0n0 0 0 0 0 0 0 0/1 0/1 Selects count clock. (e) 16-bit timer counter 0n (TM0n) By reading the TMOn register, the count value can be read. (f) 16-bit capture/compare register 0n0 (CR0n0) If M is set to the CR0n0 register, the interval time is as follows. • Interval time = $(M + 1) \times Count clock cycle$ Setting the CR0n0 register to 0000H is prohibited. (g) 16-bit capture/compare register 0n1 (CR0n1) Usually, the CR0n1 register is not used for the interval timer function. However, a compare match interrupt (INTTM0n1) is generated when the set value of the CR0n1 register matches the value of the TM0n register. Therefore, mask the interrupt request by using the interrupt mask flag (TM0MKn1). **Remark** n = 0, 1

## Figure 8-4. Example of Register Settings for Interval Timer Operation




Figure 8-5. Example of Software Processing for Interval Timer Function


## 8.4.2 Square wave output operation

When 16-bit timer/event counter 0n operates as an interval timer (see **8.4.1**), a square wave can be output from the TO0n pin by setting the TOC0n register to 03H.

When the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 11 (count clear & start mode entered upon a match between the TM0n register and the CR0n0 register), the counting operation is started in synchronization with the count clock.


When the value of the TM0n register later matches the value of the CR0n0 register, the TM0n register is cleared to 0000H, an interrupt signal (INTTM0n0) is generated, and output of the TO0n pin is inverted. This TO0n pin output that is inverted at fixed intervals enables TO0n to output a square wave.

- Remarks 1. For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For enabling the INTTM0n0 interrupt, refer to CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION.
  - **3.** Restrictions are applied to the channels (TM00, TM01) in which the timer input and output share the same pin. For details, refer to **8.6 (1) Alternate functions of TI0n0/TO0n pins.**




## Figure 8-6. Block Diagram of Square Wave Output Operation





#### (a) 16-bit timer mode control register 0n (TMC0n) TMC0n3 TMC0n2 0 OVF0n 0 0 0 0 0 0 1 1 Clears and starts on match between TM0n and CR0n0. (b) Capture/compare control register 0n (CRC0n) CRC0n2 CRC0n1 CRC0n0 0 0 0 0 0 0 0 0 CR0n0 used as compare register (c) 16-bit timer output control register 0n (TOC0n) OSPT0n OSPE0n TOC0n4 LVS0n LVR0n TOC0n1 TOE0n 0 0 0 0 0/1 0/1 1 1 Enables TO0n pin output. Inverts TO0n pin output on match between TM0n and CR0n0. Specifies the initial value of TO0n output F/F. (d) Prescaler mode register 0n (PRM0n) ESn11 ESn10 ESn01 ESn00 PRM0n1 PRM0n0 0 0 0/1 0 0 0 0 0/1Selects count clock. (e) 16-bit timer counter 0n (TM0n) By reading the TM0n register, the count value can be read. (f) 16-bit capture/compare register 0n0 (CR0n0) If M is set to the CR0n0 register, the square wave frequency is as follows. $1 / [2 \times (M + 1) \times Count clock cycle]$ Setting the CR0n0 register to 0000H is prohibited. (g) 16-bit capture/compare register 0n1 (CR0n1) Usually, the CR0n1 register is not used for the square wave output function. However, a compare match interrupt (INTTM0n1) is generated when the set value of the CR0n1 register matches the value of the TM0n register. Therefore, mask the interrupt request by using the interrupt mask flag (TM0MKn1). **Remark** n = 0, 1

# Figure 8-8. Example of Register Settings for Square Wave Output Operation





### 8.4.3 External event counter operation

When the PRM0n.PRM0n1 and PRM0n.PRM0n0 bits are set to 11 (for counting up with the valid edge of the TI0n0 pin) and the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 11, the valid edge of an external event input is counted, and a match interrupt signal indicating matching between the TM0n register and the CR0n0 register (INTTM0n0) is generated.

To input the external event, the TI0n0 pin is used. Therefore, the timer/event counter cannot be used as an external event counter in the clear & start mode entered by the TI0n0 pin valid edge input (when the TMC0n3 and TMC0n2 bits = 10).

The INTTM0n0 signal is generated with the following timing.

- Timing of generation of INTTM0n0 signal (second time or later)
  - = Number of times of detection of valid edge of external event × (Set value of the CR0n0 register + 1)

However, the first match interrupt immediately after the timer/event counter has started operating is generated with the following timing.

• Number of times of detection of valid edge of external event input × (Set value of the CR0n0 register + 2)

To detect the valid edge, the signal input to the TI0n0 pin is sampled during the clock cycle of fxx/4. The valid edge is not detected until it is detected two times in a row. Therefore, a noise with a short pulse width can be eliminated.

- Remarks 1. For the alternate-function pin (TI0n0) settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For enabling the INTTM0n0 interrupts, refer to CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION.
  - **3.** Restrictions are applied to the channels (TM00, TM01) in which the timer input and output share the same pin. For details, refer to **8.6 (1) Alternate functions of TI0n0/TO0n pins.**




Figure 8-10. Block Diagram of External Event Counter Operation

#### (a) 16-bit timer mode control register 0n (TMC0n) TMC0n3 TMC0n2 OVF0n 0 0 0 0 0 1 0 0 1 Clears and starts on match between TM0n and CR0n0. (b) Capture/compare control register 0n (CRC0n) CRC0n2 CRC0n1 CRC0n0 0 0 0 0 0 0 0 0 CR0n0 used as compare register (c) 16-bit timer output control register 0n (TOC0n) OSPT0n OSPE0n TOC0n4 LVS0n LVR0n TOC0n1 TOE0n 0 0 0 0 0 0 0 0 (d) Prescaler mode register 0n (PRM0n) ESn11 ESn10 ESn01 ESn00 PRM0n1 PRM0n0 0 0 0/1 0/1 0 0 1 1 Selects count clock (specifies valid edge of TI0n0). 00: Falling edge detection 01: Rising edge detection 10: Setting prohibited 11: Both edges detection (e) 16-bit timer counter 0n (TM0n) By reading the TM0n register, the count value can be read. (f) 16-bit capture/compare register 0n0 (CR0n0) If M is set to the CR0n0 register, the interrupt signal (INTTM0n0) is generated when the number of external events reaches (M + 1). Setting the CR0n0 register to 0000H is prohibited. (g) 16-bit capture/compare register 0n1 (CR0n1) When this register's value matches the count value of the TM0n register, an interrupt signal (INTTM0n1) is generated. The count value of the TM0n register is not cleared. **Remark** n = 0, 1

## Figure 8-11. Example of Register Settings in External Event Counter Mode




Figure 8-12. Example of Software Processing in External Event Counter Mode

# 8.4.4 Operation in clear & start mode entered by TI0n0 pin valid edge input

When the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 10 (clear & start mode entered by the TI0n0 pin valid edge input) and the count clock (set by the PRM0n register) is supplied to the timer/event counter, the TM0n register starts counting up. When the valid edge of the TI0n0 pin is detected during the counting operation, the TM0n register is cleared to 0000H and starts counting up again. If the valid edge of the TI0n0 pin is not detected, the TM0n register overflows and continues counting.

The valid edge of the TI0n0 pin is a cause to clear the TM0n register. Starting the counter is not controlled immediately after the start of the operation.

The CR0n0 and CR0n1 registers are used as compare registers and capture registers.

# (a) When the CR0n0 and CR0n1 registers are used as compare registers

Signals INTTM0n0 and INTTM0n1 are generated when the value of the TM0n register matches the value of the CR0n0 and CR0n1 registers.

# (b) When the CR0n0 and CR0n1 registers are used as capture registers

The count value of the TM0n register is captured to the CR0n0 register and the INTTM0n0 signal is generated when the valid edge is input to the TI0n1 pin (or when the phase reverse to that of the valid edge is input to the TI0n0 pin).

When the valid edge is input to the TI0n0 pin, the count value of the TM0n register is captured to the CR0n1 register and the INTTM0n1 signal is generated. As soon as the count value has been captured, the counter is cleared to 0000H.

- Cautions 1. Do not set the count clock as the valid edge of the TI0n0 pin (RPM0n.PRM0n1 and RPM0n.PRM0n0 bits = 11). When the PRM0n1 and PRM0n0 bits = 11, the TM0n register is cleared.
  - 2. Restrictions are applied to the channels (TM00, TM01) in which the timer input and output share the same pin. For details, refer to 8.6 (1) Alternate functions of TI0n0/TO0n pins.
- Remarks 1. For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For enabling the INTTM0n0 interrupt, refer to CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

(1) Operation in clear & start mode entered by Tl0n0 pin valid edge input (CR0n0 register: compare register, CR0n1 register: compare register)








Figure 8-14. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Compare Register, CR0n1 Register: Compare Register)



(2) Operation in clear & start mode entered by TI0n0 pin valid edge input (CR0n0 register: compare register, CR0n1 register: capture register)

> Figure 8-15. Block Diagram of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Compare Register, CR0n1 Register: Capture Register)







Figure 8-16. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Compare Register, CR0n1 Register: Capture Register)

The count value is captured to the CR0n1 register and the TM0n register is cleared (to 0000H) when the valid edge of the TI0n0 pin is detected. When the count value of the TM0n register is 0000H, a compare match interrupt signal (INTTM0n0) is generated.

(3) Operation in clear & start mode entered by TI0n0 pin valid edge input (CR0n0 register: capture register, CR0n1 register: compare register)

Figure 8-17. Block Diagram of Clear & Start Mode Entered by Tl0n0 Pin Valid Edge Input (CR0n0 Register: Capture Register, CR0n1 Register: Compare Register)






Figure 8-18. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Capture Register, CR0n1 Register: Compare Register)


The TM0n register is cleared at the rising edge detection of the TI0n0 pin and it is captured to the CR0n0 register at the falling edge detection of the TI0n0 pin.

When the CRC0n.CRC0n1 bit is set to 1, the count value of the TM0n register is captured to CR0n0 in the phase reverse to that of the signal input to the TI0n0 pin, but the capture interrupt signal (INTTM0n0) is not generated. However, the INTTM0n0 signal is generated when the valid edge of the TI0n1 pin is detected. Mask the INTTM0n0 signal when it is not used.

 $\textbf{Remark} \quad n=0, \ 1$ 

(4) Operation in clear & start mode entered by TI0n0 pin valid edge input (CR0n0 register: capture register, CR0n1 register: capture register)

Figure 8-19. Block Diagram of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Capture Register, CR0n1 Register: Capture Register)









Figure 8-20. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Capture Register, CR0n1 Register: Capture Register) (1/3)

When the edge of the TI0n1 pin is detected, an interrupt signal (INTTM0n0) is generated. Mask the INTTM0n0 signal when it is not used.








# Figure 8-20. Timing Example of Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (CR0n0 Register: Capture Register, CR0n1 Register: Capture Register) (3/3)

This is an application example where the pulse width of the signal input to the TI0n0 pin is measured. By setting the CRC0n register, the count value can be captured to the CR0n0 register in the phase reverse to the falling edge of the TI0n0 pin (i.e., rising edge) and to the CR0n1 register at the falling edge of the TI0n0 pin. The high- and low-level widths of the input pulse can be calculated by the following expressions.


- High-level width = [CR0n1 register value] [CR0n0 register value] × [Count clock cycle]
- Low-level width = [CR0n0 register value] × [Count clock cycle]

If the reverse phase of the TI0n0 pin is selected as a trigger to capture the count value to the CR0n0 register, the INTTM0n0 signal is not generated. Read the values of the CR0n0 and CR0n1 registers to measure the pulse width immediately after the INTTM0n1 signal is generated.

However, if the valid edge specified by the PRM0n.ESn11 and PRM0n.ESn10 bits is input to the TI0n1 pin, the count value is not captured but the INTTM0n0 signal is generated. To measure the pulse width of the TI0n0 pin, mask the INTTM0n0 signal when it is not used.




# Figure 8-21. Example of Register Settings in Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (1/2)




### Figure 8-21. Example of Register Settings in Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input (2/2)

**Remark** n = 0, 1

register.





# 8.4.5 Free-running timer operation

When the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 01 (free-running timer mode), 16-bit timer/event counter 0n continues counting up in synchronization with the count clock. When it has counted up to FFFFH, the overflow flag (TMC0n.OVF0n bit) is set to 1 at the next clock, and the TM0n register is cleared (to 0000H) and continues counting. Clear the OVF0n bit to 0 by executing the CLR instruction via software.


The following three types of free-running timer operations are available.


- Both the CR0n0 and CR0n1 registers are used as compare registers.
- Either the CR0n0 register or CR0n1 register is used as a compare register and the other is used as a capture register.
- Both the CR0n0 and CR0n1 registers are used as capture registers.
- Remarks 1. For the alternate-function pin (TO0n) settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For enabling the INTTM0n0 and INTTM0n1 interrupts, refer to CHAPTER 19 INTERRUPT/ EXCEPTION PROCESSING FUNCTION.
  - **3.** Restrictions are applied to the channels (TM00, TM01) in which the timer input and output share the same pin. For details, refer to **8.6 (1) Alternate functions of TI0n0/TO0n pins.**

# (1) Free-running timer mode operation

(CR0n0 register: compare register, CR0n1 register: compare register)

# Figure 8-23. Block Diagram of Free-Running Timer Mode (CR0n0 Register: Compare Register, CR0n1 Register: Compare Register)






# Figure 8-24. Timing Example of Free-Running Timer Mode (CR0n0 Register: Compare Register, CR0n1 Register: Compare Register)


**Remark** n = 0, 1

# (2) Free-running timer mode operation

(CR0n0 register: compare register, CR0n1 register: capture register)



# Figure 8-25. Block Diagram of Free-Running Timer Mode (CR0n0 Register: Compare Register, CR0n1 Register: Capture Register)




# Figure 8-26. Timing Example of Free-Running Timer Mode (CR0n0 Register: Compare Register, CR0n1 Register: Capture Register)


This is an application example where a compare register and a capture register are used at the same time in the free-running timer mode.

In this example, the INTTM0n0 signal is generated each time the count value of the TM0n register matches the set value of the CR0n0 register (compare register). (Because the TI0n0 and TO0n pins are alternate-function pins, the timer output (TO0n) cannot be used.) In addition, the INTTM0n1 signal is generated and the count value of the TM0n register is captured to the CR0n1 register each time the valid edge of the TI0n0 pin is detected.

# (3) Free-running timer mode operation

(CR0n0 register: capture register, CR0n1 register: capture register)










Figure 8-28. Timing Example of Free-Running Timer Mode (CR0n0 Register: Capture Register, CR0n1 Register: Capture Register) (1/2)




# Figure 8-28. Timing Example of Free-Running Timer Mode (CR0n0 Register: Capture Register, CR0n1 Register: Capture Register) (2/2)

captured to the CR0n0 register in the free-running timer mode.

When both the CR0n0 and CR0n1 registers are used as capture registers and when the valid edge of only the TI0n1 pin is to be detected, the count value cannot be captured to the CR0n1 register.



# Figure 8-29. Example of Register Settings in Free-Running Timer Mode (1/2)



# Figure 8-29. Example of Register Settings in Free-Running Timer Mode (2/2)





Figure 8-30. Example of Software Processing in Free-Running Timer Mode

# 8.4.6 PPG output operation


A rectangular wave having a pulse width set in advance by the CR0n1 register is output from the TO0n pin as a PPG (Programmable Pulse Generator) signal during a cycle set by the CR0n0 register when the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits are set to 11 (clear & start upon a match between the TM0n register and the CR0n0 register).

The pulse cycle and duty factor of the pulse generated as the PPG output are as follows.

- Pulse cycle = (Set value of the CR0n0 register + 1) × Count clock cycle
- Duty = (Set value of the CR0n1 register + 1) / (Set value of the CR0n0 register + 1)
- Caution To change the duty factor (value of the CR0n1 register) during operation, see 8.5.1 Rewriting CR0n1 register during TM0n operation.
- Remarks 1. For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For enabling the INTTM0n0 and INTTM0n1 interrupts, refer to CHAPTER 19 INTERRUPT/ EXCEPTION PROCESSING FUNCTION.
  - **3.** Restrictions are applied to the channels (TM00, TM01) in which the timer input and output share the same pin. For details, refer to **8.6 (1) Alternate functions of TI0n0/TO0n pins.**



# Figure 8-31. Block Diagram of PPG Output Operation



#### Figure 8-32. Example of Register Settings for PPG Output Operation





Figure 8-33. Example of Software Processing for PPG Output Operation

# 8.4.7 One-shot pulse output operation


A one-shot pulse can be output by setting the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits to 01 (free-running timer mode) or to 10 (clear & start mode entered by the TI0n0 pin valid edge) and setting the TOC0n.OSPE0n bit to 1.

When the TOC0n.OSPT0n is set to 1 during timer operation, clearing & starting of the TM0n register is triggered, and a pulse of the difference between the values of the CR0n0 and CR0n1 registers is output only once from the TO0n pin.

- Cautions 1. Do not input the trigger again (setting OSPT0n to 1) while the one-shot pulse is output. To output the one-shot pulse again, generate the trigger after the current one-shot pulse output has completed.
  - 2. Restrictions are applied to the channels (TM00 and TM01) in which the timer input and output share the same pin. For details, refer to 8.6 (1) Alternate functions of Tl0n0/TO0n pins.
- Remarks 1. For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For enabling the INTTM0n0 and INTTM0n1 interrupts, refer to CHAPTER 19 INTERRUPT/ EXCEPTION PROCESSING FUNCTION.



#### Figure 8-34. Block Diagram of One-Shot Pulse Output Operation



#### Figure 8-35. Example of Register Settings for One-Shot Pulse Output Operation (1/2)

# Figure 8-35. Example of Register Settings for One-Shot Pulse Output Operation (2/2)

# (e) 16-bit timer counter 0n (TM0n)

By reading the TM0n register, the count value can be read.

# (f) 16-bit capture/compare register 0n0 (CR0n0)

This register is used as a compare register when a one-shot pulse is output. When the value of the TM0n register matches that of the CR0n0 register, an interrupt signal (INTTM0n0) is generated and the output level of the TO0n pin is inverted.

# (g) 16-bit capture/compare register 0n1 (CR0n1)

This register is used as a compare register when a one-shot pulse is output. When the value of the TM0n register matches that of the CR0n1 register, an interrupt signal (INTTM0n1) is generated and the output level of the TO0n pin is inverted.




Figure 8-36. Example of Software Processing for One-Shot Pulse Output Operation (1/2)




Figure 8-36. Example of Software Processing for One-Shot Pulse Output Operation (2/2)

# 8.4.8 Pulse width measurement operation

The TM0n register can be used to measure the pulse width of the signal input to the TI0n0 and TI0n1 pins.

Measurement can be accomplished by operating the 16-bit timer/event counter 0n in the free-running timer mode or by restarting the timer in synchronization with the signal input to the TI0n0 pin.

When an interrupt is generated, read the value of the valid capture register and measure the pulse width. Check the TMC0n.OVF0n flag. If it is set (to 1), clear it to 0 by software.







Figure 8-38. Block Diagram of Pulse Width Measurement (Clear & Start Mode Entered by TI0n0 Pin Valid Edge Input)



- A pulse width can be measured in the following three ways.
- Measuring the pulse width by using two input signals of the TI0n0 and TI0n1 pins (free-running timer mode)
- Measuring the pulse width by using one input signal of the TI0n0 pin (free-running timer mode)
- Measuring the pulse width by using one input signal of the TI0n0 pin (clear & start mode entered by the TI0n0 pin valid edge input)
- Remarks 1. For the alternate-function pin (TO0n) settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For enabling the INTTM0n0 and INTTM0n1 interrupts, refer to CHAPTER 19 INTERRUPT/ EXCEPTION PROCESSING FUNCTION.
  - **3.** Restrictions are applied to the channels (TM00, TM01) in which the timer input and output share the same pin. For details, refer to **8.6 (1) Alternate functions of TI0n0/TO0n pins.**
- (1) Measuring the pulse width by using two input signals of the TI0n0 and TI0n1 pins (free-running timer mode)

Set the free-running timer mode (the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 01). When the valid edge of the TI0n0 pin is detected, the count value of the TM0n register is captured to the CR0n1 register. When the valid edge of the TI0n1 pin is detected, the count value of the TM0n register is captured to the CR0n0 register. Specify detection of both the edges of the TI0n0 and TI0n1 pins.

By this measurement method, the previous count value is subtracted from the count value captured by the edge of each input signal. Therefore, save the previously captured value to a separate register in advance.

If an overflow occurs, the value becomes negative if the previously captured value is simply subtracted from the current captured value and, therefore, a borrow occurs (the PSW.CY bit is set to 1). If this happens, ignore CY and take the calculated value as the pulse width. In addition, clear the TMC0n.OVF0n bit to 0.





Figure 8-39. Timing Example of Pulse Width Measurement (1)

## (2) Measuring the pulse width by using one input signal of the TI0n0 pin (free-running timer mode)

Set the free-running timer mode (the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 01). The count value of the TM0n register is captured to the CR0n0 register in the phase reverse to the valid edge detected on the Tl0n0 pin. When the valid edge of the Tl0n0 pin is detected, the count value of the TM0n register is captured to the CR0n1 register.

By this measurement method, values are stored in separate capture registers when a width from one edge to another is measured. Therefore, the capture values do not have to be saved. By subtracting the value of one capture register from that of another, a high-level width, low-level width, and cycle are calculated.

If an overflow occurs, the value becomes negative if one captured value is simply subtracted from another and, therefore, a borrow occurs (the PSW.CY bit is set to 1). If this happens, ignore CY and take the calculated value as the pulse width. In addition, clear the TMC0n.OVF0n bit to 0.




#### Figure 8-40. Timing Example of Pulse Width Measurement (2)


(3) Measuring the pulse width by using one input signal of the TI0n0 pin (clear & start mode entered by the TI0n0 pin valid edge input)

Set the clear & start mode entered by the TI0n0 pin valid edge (the TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 10). The count value of the TM0n register is captured to the CR0n0 register in the phase reverse to the valid edge of the TI0n0 pin, and the count value of the TM0n register is captured to the CR0n1 register and the TM0n register is cleared (0000H) when the valid edge of the TI0n0 pin is detected. Therefore, a cycle is stored in the CR0n1 register if the TM0n register does not overflow.

If an overflow occurs, take the value that results from adding 10000H to the value stored in the CR0n1 register as a cycle. Clear the TMC0n.OVF0n bit to 0.



## Figure 8-41. Timing Example of Pulse Width Measurement (3)



#### Figure 8-42. Example of Register Settings for Pulse Width Measurement (1/2)

#### Figure 8-42. Example of Register Settings for Pulse Width Measurement (2/2)

## (e) 16-bit timer counter 0n (TM0n)


By reading the TMOn register, the count value can be read.


## (f) 16-bit capture/compare register 0n0 (CR0n0)

This register is used as a capture register. Either the TI0n0 or TI0n1 pin is selected as a capture trigger. When a specified edge of the capture trigger is detected, the count value of the TM0n register is stored in the CR0n0 register.

## (g) 16-bit capture/compare register 0n1 (CR0n1)

This register is used as a capture register. The signal input to the TI0n0 pin is used as a capture trigger. When the capture trigger is detected, the count value of the TM0n register is stored in the CR0n1 register.








Figure 8-43. Example of Software Processing for Pulse Width Measurement (2/2)

## 8.5 Special Use of TM0n

#### 8.5.1 Rewriting CR0n1 register during TM0n operation

In principle, rewriting the CR0n0 and CR0n1 registers of the V850ES/KF1 when they are used as compare registers is prohibited while the TM0n register is operating (TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = other than 00).

However, the value of the CR0n1 register can be changed, even while the TM0n register is operating, using the following procedure if the CR0n1 register is used for PPG output and the duty factor is changed (change the value of the CR0n1 register immediately after its value matches the value of the TM0n register. If the value of the CR0n1 register is changed immediately before its value matches the TM0n register, an unexpected operation may be performed).

## Procedure for changing value of the CR0n1 register

- <1> Disable interrupt INTTM0n1 (TM0ICn0.TM0MKn1 bit = 1).
- <2> Disable reversal of the timer output when the value of the TM0n register matches that of the CR0n1 register (TOC0n.TOC0n4 bit = 0).
- <3> Change the value of the CR0n1 register.
- <4> Wait for one cycle of the count clock of the TM0n register.
- <5> Enable reversal of the timer output when the value of the TM0n register matches that of the CR0n1 register (TOC0n.TOC0n4 bit = 1).
- <6> Clear the interrupt flag of INTTM0n1 to 0 (TM0ICn0.TMIF0n1 bit = 0).
- <7> Enable interrupt INTTM0n1 (TM0ICn0.TM0MKn1 bit = 0).

# Remark For the TM0ICn0 register, see CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

#### 8.5.2 Setting LVS0n and LVR0n bits

#### (1) Usage of the LVS0n and LVR0n bits


The TOC0n.LVS0n and TOC0n.LVR0n bits are used to set the default value of the TO0n pin output and to invert the timer output without enabling the timer operation (TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 00). Clear the LVS0n and LVR0n bits to 00 (default value: low-level output) when software control is unnecessary.

LVS0n Bit	LVR0n Bit	Timer Output Status
0	0	Not changed (low-level output)
0	1	Cleared (low-level output)
1	0	Set (high-level output)
1	1	Setting prohibited


## (2) Setting the LVS0n and LVR0n bits

Set the LVS0n and LVR0n bits using the following procedure.









# 8.6 Cautions

# (1) Alternate functions of TI0n0/TO0n pins

In the V850ES/KF1, the timer input and output share the same pins shown in Table 8-3. Restrictions are applied to each channel, as shown in Table 8-4.

Channel	Pin	Alternate Function	Remarks
ТМ00	TI000	P33/TO00/TIP00 <sup>Note</sup> /TOP00 <sup>Note</sup>	Shares the pin with TO00.
	TI001	P34/TIP01 <sup>Note</sup> /TOP01 <sup>Note</sup>	_
	TO00	P33/TI000/TIP00 <sup>Note</sup> /TOP00 <sup>Note</sup>	Shares the pin with TI000.
TM01	TI010	P35/TO01	Shares the pin with TO01.
	TI011	P50/KR0/RTP00	_
	TO01	P35/TI010	Shares the pin with TI010.

# Table 8-3. Timer I/O Pins

**Note** *µ*PD703211, 703211Y, 70F3211H, and 70F3211HY only

Operation	Restriction
Operation as interval timer	_
Operation as square-wave output	Setting the TI0n0 valid edge (PRM0n.PRM0n1, PRM0n.PRM0n0 bits = 11) for the count clock is prohibited since the TI0n0 and TO0n share the same pin (only the internal clock can be used).
Operation as external event counter	Use of the timer output (TO0n) is prohibited since the TI0n0 and TO0n share the same pin. Set the TOC0n register to 00H.
Operation as clear & start mode by valid edge input of TI0n0 pin	Use of the timer output (TO0n) is prohibited since the TI0n0 and TO0n share the same pin. Set the TOC0n register to 00H.
Operation as free-running timer	Use of the timer output (TO0n) is prohibited when TI0n0 valid edge (PRM0n.PRM0n1, PRM0n.PRM0n0 bits = 11) is set for the count clock, since the TI0n0 and TO0n share the same pin. When the timer output (TO0n) is used, setting the TI0n0 valid edge (PRM0n.PRM0n1, PRM0n.PRM0n0 bits = 11) for the count clock is prohibited (only the internal clock can be used).
Operation as PPG output	Setting the TI0n0 valid edge (PRM0n.PRM0n1, PRM0n.PRM0n0 bits = 11) for the count clock is prohibited since the TI0n0 and TO0n share the same pin (only the internal clock can be used).
Operation as one-shot pulse output	Use of the hardware trigger by the TI0n0 pin valid edge is prohibited. The software trigger (TOC0n.OSPT0n bit) can be used.
Operation as pulse width measurement	Use of the timer output (TO0n) is prohibited since the TI0n0 and TO0n share the same pin. Set the TOC0n register to 00H.

Table 8-4. Restrictions for Each Channel of 16-bit Timer/Event Co	unter 0

## (2) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because the count of the TM0n register is started asynchronously to the count pulse.

Figure 8-46. Count Start Timing of TM0n Register


TM0n count value 0000H X 0001H X 0002H X 0003H X 0004H
Timer start
<b>Remark</b> n = 0, 1

(3) Setting CR0n0 and CR0n1 registers (in the mode in which clear & start occurs upon match between TM0n register and CR0n0 register)

Set the CR0n0 and CR0n1 registers to a value other than 0000H (when using these registers as external event counters, one-pulse count operation is not possible).

## (4) Data hold timing of capture register

(a) If the valid edge of the TI0n1/TI0n0 pin is input while the CR0n0/CR0n1 register is read, the CR0n0/CR0n1 register performs capture operation, but the read value at this time is not guaranteed. However, the interrupt request signal (INTTM0n0/INTTM0n1) is generated as a result of detection of the valid edge.



## Figure 8-47. Data Hold Timing of Capture Register

(b) The values of the CR0n0 and CR0n1 registers are not guaranteed after 16-bit timer/event counter 0n has stopped.

## (5) Setting valid edge

Set the valid edge of the TI0n0 pin while the timer operation is stopped (TMC0n.TMC0n3 and TMC0n.TMC0n2 bits = 00). Set the valid edge by using the PRM0n.ESn00 and PRM0n.ESn01 bits.

## (6) Re-triggering one-shot pulse

Make sure that the trigger is not generated while an active level is being output in the one-shot pulse output mode. Be sure to input the next trigger after the current active level is output.

## (7) Operation of OVF0n flag

## (a) Setting of OVF0n flag

The TMC0n.OVF0n flag is set to 1 in the following case in addition to when the TM0n register overflows.

Select the mode in which clear & start occurs upon match between the TM0n register and the CR0n0 register.

Set the CR0n0 register to FFFFH

 $\downarrow$ 

 $\downarrow$ 

When the TM0n register is cleared from FFFFH to 0000H upon match with the CR0n0 register




Figure 8-48. Operation Timing of OVF0n Flag

## (b) Clearing of OVF0n flag

After the TM0n register overflows, clearing OVF0n flag is invalid and set (1) again even if the OVF0n flag is cleared (0) before the next count clock is counted (before TM0n register becomes 0001H).

## (8) One-shot pulse output

One-shot pulse output operates normally in either the free-running timer mode or the mode in which clear & start occurs on the valid edge of the TI0n0 pin. In the mode in which clear & start occurs upon match between the TM0n register and the CR0n0 register, one-shot pulse output is not possible.

**Remark** n = 0, 1

## (9) Capture operation

## (a) If valid edge of TI0n0 pin is specified for count clock

If the valid edge of the TI0n0 pin is specified for the count clock, the capture register that specified the TI0n0 pin as the trigger does not operate normally.

## (b) To ensure that signals input from TI0n1 and TI0n0 pins are correctly captured

To accurately capture the count value, the pulse input to the TI0n0 and TI0n1 pins as a capture trigger must be wider than two count clocks selected by the PRM0n register.

## (c) Interrupt signal generation

Although a capture operation is performed at the falling edge of the count clock, an interrupt request signal (INTTM0n0, INTTM0n1) is generated at the rising edge of the next count clock.

## (d) Caution when CRC0n.CRC0n1 bit is set to 1

When the count value of the TM0n register is captured to the CR0n0 register in the phase reverse to the signal input to the TI0n0 pin, the interrupt request signal (INTTM0n0) is not generated after the count value is captured. If the valid edge is detected on the TI0n1 pin during this operation, the capture operation is not performed but the INTTM0n0 signal is generated as an external interrupt signal. Mask the INTTM0n0 signal when the external interrupt is not used.

## (10) Edge detection

## (a) Specifying valid edge after reset

If the operation of the 16-bit timer/event counter 0n is enabled after reset and while the TI0n0 or TI0n1 pin is at high level and when the rising edge or both the edges are specified as the valid edge of the TI0n0 or TI0n1 pin, then the high level of the TI0n0 or TI0n1 pin is detected as the rising edge. Note this when the TI0n0 or TI0n1 pin is pulled up. However, the rising edge is not detected when the operation is once stopped and then enabled again.

## (b) Sampling clock for noise elimination

The sampling clock for noise elimination differs depending on whether the valid edge of Tl0n0 is used for the count clock or as a capture trigger. In the former case, sampling is performed using fxx/4, and in the latter case, sampling is performed using the count clock selected by the PRM0n register.

When the signal input to the TI0n0 pin is sampled and the valid level is detected two times in a row, the valid edge is detected. Therefore, noise having a short pulse width can be eliminated.

Remarks 1. fxx: Main clock frequency

**2.** n = 0, 1

# CHAPTER 9 8-BIT TIMER/EVENT COUNTER 5

In the V850ES/KF1, two channels of 8-bit timer/event counter 5 are provided.

# 9.1 Functions

8-bit timer/event counter 5n has the following two modes (n = 0, 1).

- Mode using 8-bit timer/event counter alone (individual mode)
- Mode using cascade connection (16-bit resolution: cascade connection mode)

These two modes are described below.

Mode using 8-bit timer/event counter alone (individual mode)
 8-bit timer/event counter 5n operates as an 8-bit timer/event counter.

The following functions can be used.


- Interval timer
- External event counter
- Square-wave output
- PWM output


## (2) Mode using cascade connection (16-bit resolution: cascade connection mode)

8-bit timer/event counter 5n operates as a 16-bit timer/event counter by connecting the TM5n register in cascade. The following functions can be used.

- Interval timer with 16-bit resolution
- External event counter with 16-bit resolution
- Square-wave output with 16-bit resolution

The block diagram of 8-bit timer/event counter 5n is shown next.





# 9.2 Configuration

8-bit timer/event counter 5n includes the following hardware.

Item	Configuration
Timer registers	8-bit timer counter 5n (TM5n) 16-bit timer counter 5 (TM5): Only when using cascade connection
Registers	8-bit timer compare register 5n (CR5n) 16-bit timer compare register 5 (CR5): Only when using cascade connection
Timer output	1 (TO5n pin)
Control registers <sup>Note</sup>	Timer clock selection register 5n (TCL5n) 8-bit timer mode control register 5n (TMC5n) 16-bit timer mode control register 5 (TMC5): Only when using cascade connection

Note When using the functions of the TI5n and TO5n pins, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.

## (1) 8-bit timer counter 5n (TM5n)

The TM5n register is an 8-bit read-only register that counts the count pulses.

The counter is incremented in synchronization with the rising edge of the count clock.

Through cascade connection, the TM5n registers can be used as a 16-bit timer.

When using the TM50 register and the TM51 register in cascade as a 16-bit timer, these registers can be read only in 16-bit units. Therefore, read these registers twice and compare the values, taking into consideration that the reading occurs during a count change.

After res	et: 00H	R Ad	dress: TM	50 FFFF	5C0H, TM5	51 FFFFf	5C1H	
	7	6	5	4	3	2	1	0
TM5n								
(n = 0, 1)								

The count value is reset to 00H in the following cases.

- <1> Reset
- <2> When the TMC5n.TCE5n bit is cleared (0)
- <3> The TM5n register and CR5n register match in the mode in which clear & start occurs on a match between the TM5n register and the CR5n register
- Caution When connected in cascade, these registers become 0000H even when the TCE50 bit in the lowest timer (TM50) is cleared.

## (2) 8-bit timer compare register 5n (CR5n)


The CR5n register can be read and written in 8-bit units.

In a mode other than the PWM mode, the value set to the CR5n register is always compared to the count value of the TM5n register, and if the two values match, an interrupt request signal (INTTM5n) is generated. In the PWM mode, TM5n register overflow causes the TO5n pin output to change to the active level, and when

the values of the TM5n register and the CR5n register match, the TO5n pin output changes to the inactive level.

The value of the CR5n register can be set in the range of 00H to FFH.

When using the TM50 register and TM51 register in cascade as a 16-bit timer, the CR50 register and CR51 register operate as 16-bit timer compare register 5 (CR5). The counter value and register value are compared in 16-bit lengths, and if they match, an interrupt request signal (INTTM50) is generated.



- Cautions 1. In the mode in which clear & start occurs upon a match of the TM5n register and CR5n register (TMC5n.TMC5n6 bit = 0), do not write a different value to the CR5n register during the count operation.
  - 2. In the PWM mode, set the CR5n register rewrite interval to three or more count clocks (clock selected with the TCL5n register).
  - 3. Before changing the value of the CR5n register when using a cascade connection, be sure to stop the timer operation.

## 9.3 Registers

The following two registers are used to control 8-bit timer/event counter 5n.

- Timer clock selection register 5n (TCL5n)
- 8-bit timer mode control register 5n (TMC5n)

Remark To use the functions of the TI5n and TO5n pins, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.

#### (1) Timer clock selection register 5n (TCL5n)

The TCL5n register sets the count clock of 8-bit timer/event counter 5n and the valid edge of the TI5n pin input. The TCL5n register can be read or written in 8-bit units. Reset sets this register to 00H.

	7	6	5	4	3	2	1	0	
TCL5n	0	0	0	0	0	TCL5n2	TCL5n1	TCL5n0	
(n = 0, 1)			•					<u> </u>	
	TCL5n2	TCL5n1	TCL5n0	CL5n0 Count clock selection <sup>Note</sup>					
				Clock			fxx		
						20 MHz	1(	0 MHz	
	0	0	0	Falling edge	of TI5n	_		-	
	0	0	1	Rising edge	of TI5n	_		-	
	0	1	0	0 fxx s		Setting prohibited 100 ns		ns	
	0	1	1 fxx/2		100 ns	200 ו	ns		
	1	0	0	fxx/4		200 ns	ns 0.4 μs		
	1	0	1	fxx/64		3.2 μs	6.4 µ	us	
	1	1	0	fxx/256		12.8 μs	25.6	μs	
	1	1	1	INTTM010		-		-	
Note When the ir REGC = VD					-	e following	condition	ns.	
REGC = 10	$\mu F, VDD$ :	= 4.0 to 5	5.5 V: Co	ount clock $\leq$	5 MHz				
REGC = VD	o = 2.7 to	4.0 V: C	ount clo	ck ≤ 5 MHz					
Caution Before	overwriti	ng the T	CL5n re	gister with	differe	nt data, st	op the ti	mer operation.	

## (2) 8-bit timer mode control register 5n (TMC5n)

The TMC5n register performs the following six settings.

- Controls counting by the TM5n register
- Selects the operation mode of the TM5n register
- Selects the individual mode or cascade connection mode
- Sets the status of the timer output flip-flop
- Controls the timer output flip-flop or selects the active level in the PWM (free-running timer) mode
- Controls timer output

The TMC5n register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After re	set: 00H	R/W	Addres	s: TMC50 I	FFFF5C	6H, TMC51	FFFFF5C	7H	
	<7>	6	5	4	<3>	<2>	1	<0>	
TMC5n	TCE5n	TMC5n6	0	TMC514 <sup>Note</sup>	LVS5n	LVR5n	TMC5n1	TOE5n	
(n = 0, 1)									
	TCE5n	C	Control of count operation of 8-bit timer/event counter 5n						
	0	Counting	is disable	d after the co	unter is	cleared to 0	(counter dis	sabled)	
	1	Start cour	nt operatio	on					
	TMC5n6	S	election o	f operation m	ode of 8	-bit timer/ev	ent counter	5n	
	0	Mode in wh	iich clear &	start occurs on	match be	tween TM5n re	egister and C	R5n register	
	1	PWM (fre	e-running	timer) mode					
	TMC514	Selection o	f individual	mode or cascad	le connect	ion mode for 8	-bit timer/ever	nt counter 51	
	0	Individual	mode						
	1	Cascade	connectio	n mode (con	nected w	vith 8-bit time	er/event cou	unter 50)	
	LVS5n	LVR5n		Setting	of status	s of timer ou	tput F/F		
	0	0	Unchang	ged					
	0	1	Reset tir	ner output F/	F to 0				
	1	0	0 Set timer output F/F to 1						
	1	1	1 Setting prohibited						
	TMC5n1		Other than PWM (free-running timer) PWM (free-running timer) mode						
			mode (TMC5n6 bit = 0) (TMC5n6 bit = 1)						
			Controls timer F/F Selects active level					el	
	0	Disable in		•	`	gh active			
	1	Enable in	version o	peration	Lo	w active			
	тогса								
	TOE5n	Disable o			r output	control			
	0	Enable o		5n pin is low	ievel)				
			npui					]	
Note Bit 4 of the	TMC50 re	egister is f	ixed to C	).					
Cautions 1. Be	cause the	e TO51 ar	nd TI51 a	are alterna	te func	tions of th	e same p	oin, only one can	
	ed at one							-	
2. The	e LVS5n a	and LVR5	n bit set	tings are v	alid in i	modes oth	er than th	ne PWM mode.	
				at the same					
				, and TMC				eration mode	
				er output e			er output		
				n bits (Cau	tion 2):	Sett	ng of tim	er output F/F	
	> Set the		-						
Remarks 1. In t				-			l by the TC	CE5n bit = 0.	
				its are read					
						oni, and	IUE5N bit	s are reflected to t	
10	on output	regardles	s or the	TCE5n bit v	aiue.				

# 9.4 Operation

## 9.4.1 Operation as interval timer

8-bit timer/event counter 5n operates as an interval timer that repeatedly generates interrupts at the interval of the count value preset in the CR5n register. If the count value in the TM5n register matches the value set in the CR5n register, the value of the TM5n register is cleared to 00H and counting is continued, and at the same time, an interrupt request signal (INTTM5n) is generated.


# Setting method


- <1> Set each register.
  - TCL5n register: Selects the count clock (t).
  - CR5n register: Compare value (N)
  - TMC5n register: Stops count operation and selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register (TMC5n register = 0000xx00B, ×: don't care).
- <2> When the TMC5n.TCE5n bit is set to 1, the count operation starts.
- <3> When the values of the TM5n register and CR5n register match, the INTTM5n signal is generated (TM5n register is cleared to 00H).
- <4> Then, the INTTM5n signal is repeatedly generated at the same interval. To stop counting, set the TCE5n bit = 0.

Interval time =  $(N + 1) \times t$ : N = 00H to FFH

Caution During interval timer operation, do not rewrite the value of the CR5n register.









## 9.4.2 Operation as external event counter

The external event counter counts the number of clock pulses input to the TI5n pin from an external source by using the TM5n register.

Each time the valid edge specified by the TCL5n register is input to the TI5n pin, the TM5n register is incremented. Either the rising edge or the falling edge can be specified as the valid edge.

When the count value of the TM5n register matches the value of the CR5n register, the TM5n register is cleared to 00H and an interrupt request signal (INTTM5n) is generated.

#### Setting method

<1> Set each register.

- TCL5n register: Selects the TI5n pin input edge.
  - Falling edge of TI5n pin  $\rightarrow$  TLC5n register = 00H
  - Rising edge of TI5n pin  $\rightarrow$  TCL5n register = 01H
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register, disables timer output F/F inversion operation, and disables timer output.
  - (TMC5n register = 0000xx00B, ×: don't care)
- For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
- <2> When the TMC5n.TCE5n bit is set to 1, the counter counts the number of pulses input from the TI5n pin.
- <3> When the values of the TM5n register and CR5n register match, the INTTM5n signal is generated (TM5n register is cleared to 00H).
- <4> Then, the INTTM5n signal is generated each time the values of the TM5n register and CR5n register match.

INTTM5n signal is generated when the valid edge of TI5n pin is input N + 1 times: N = 00H to FFH

Caution During external event counter operation, do not rewrite the value of the CR5n register.

**Remark** n = 0, 1

## Figure 9-3. Timing of External Event Counter Operation (with Rising Edge Specified)

TI5n	
TM5n count value	оонХо1нХо2нХознХо4нХо5нХ 🗧 Хү – 1Х ү ХоонХо1нХо2нХознХ
	Count start
CR5n	<u> </u>
TCE5n	
INTTM5n	
<b>Remark</b> n =	= 0, 1

## 9.4.3 Square-wave output operation

A square wave with any frequency can be output at an interval determined by the value preset in the CR5n register. By setting the TMC5n.TOE5n bit to 1, the output status of the TO5n pin is inverted at an interval determined by the count value preset in the CR5n register. In this way, a square wave of any frequency can be output (duty = 50%) (n = 0, 1).

# Setting method

<1> Set each register.

- TCL5n register: Selects the count clock (t).
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5n register and CR5n register, sets initial value of timer output, enables timer output F/F inversion operation, and enables timer output. (TMC5n register = 00001011B or 00000111B)
- For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
- <2> When the TMC5n.TCE5n bit is set to 1, counting starts.
- <3> When the values of the TM5n register and CR5n register match, the timer output F/F is inverted. Moreover, the INTTM5n signal is generated and the TM5n register is cleared to 00H.
- <4> Then, the timer output F/F is inverted during the same interval and a square wave is output from the TO5n pin.

Frequency = 1/2t(N + 1): N = 00H to FFH

Caution Do not rewrite the value of the CR5n register during square-wave output.




Figure 9-4. Timing of Square-Wave Output Operation

#### 9.4.4 8-bit PWM output operation

By setting the TMC5n.TMC5n6 bit to 1, 8-bit timer/event counter 5n performs PWM output.

Pulses with a duty factor determined by the value set in the CR5n register are output from the TO5n pin.

Set the width of the active level of the PWM pulse in the CR5n register. The active level can be selected using the TMC5n.TMC5n1 bit.

The count clock can be selected using the TCL5n register.

PWM output can be enabled/disabled by the TMC5n.TOE5n bit.

# Caution The CR5n register rewrite interval must be three or more operation clocks (set by the TCL5n register).

#### Use method

<1> Set each register.

- TCL5n register: Selects the count clock (t).
- CR5n register: Compare value (N)
- TMC5n register: Stops count operation, selects PWM mode, and leave timer output F/F unchanged, sets active level, and enables timer output. (TMC5n register = 01000001B or 01000011B)
- For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
- <2> When the TMC5n.TCE5n bit is set to 1, counting starts.

#### PWM output operation

- <1> When counting starts, PWM output (output from the TO5n pin) outputs the inactive level until an overflow occurs.
- <2> When an overflow occurs, the active level set by setting method <1> is output. The active level is output until the value of the CR5n register and the count value of the TM5n register match. An interrupt request signal (INTTM5n) is generated.
- <3> When the value of the CR5n register and the count value of the TM5n register match, the inactive level is output and continues to be output until an overflow occurs again.
- <4> Then, steps <2> and <3> are repeated until counting is stopped.
- <5> When counting is stopped by clearing TCE5n bit to 0, PWM output becomes inactive.


Cycle = 256t, active level width = Nt, duty = N/256: N = 00H to FFH

## Remarks 1. n = 0, 1

2. For the detailed timing, refer to Figure 9-5 Timing of PWM Output Operation and Figure 9-6 Timing of Operation Based on CR5n Register Transitions.


## (a) Basic operation of PWM output





## (b) Operation based on CR5n register transitions





## 9.4.5 Operation as interval timer (16 bits)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

8-bit timer/event counter 5n operates as an interval timer by repeatedly generating interrupts using the count value preset in 16-bit timer compare register 5 (CR5) as the interval.

Setting method

<1> Set each register.


TCL50 register:	Selects the count clock (t)
	(The TCL51 register does not need to be set in cascade connection)
CR50 register:	Compare value (N) Lower 8 bits (settable from 00H to FFH)
CR51 register:	Compare value (N) Higher 8 bits (settable from 00H to FFH)
• TMC50, TMC51 register:	Selects the mode in which clear & start occurs on a match between TM5
	register and CR5 register (x: don't care)
	TMC50 register = 0000xx00B
	TMC51 register = 0001xx00B
Sat the TMCE1 TCEE1 bit to	1 Then not the TMCFO TCEFO bit to 1 to start the sound energian

- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 to start the count operation.
- <3> When the values of the TM5 register and CR5 register connected in cascade match, the INTTM50 signal is generated (the TM5 register is cleared to 0000H).
- <4> The INTTM50 signal is then generated repeatedly at the same interval.

Interval time =  $(N + 1) \times t$ : N = 0000H to FFFFH

- Cautions 1. To write using 8-bit access during cascade connection, set the TCE51 bit to 1 at operation start and then set the TCE50 bit to 1. When operation is stopped, clear the TCE50 bit to 0 and then clear the TCE51 bit to 0.
  - During cascade connection, TI50 input, TO50 output, and the INTTM50 signal are used. Do not use TI51 input, TO51 output, and the INTTM51 signal; mask them instead (for details, refer to CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION). Clear the LVS51, LVR51, TMC511, and TOE51 bits to 0.
  - 3. Do not change the value of the CR5 register during timer operation.

Figure 9-7 shows a timing example of the cascade connection mode with 16-bit resolution.





## 9.4.6 Operation as external event counter (16 bits)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

The external event counter counts the number of clock pulses input to the TI50 pin from an external source using 16-bit timer counter 5 (TM5).

<1> Set each register.

TCL50 register:	Selects the TI50 pin input edge.
	(The TCL51 register does not have to be set during cascade connection.)
	Falling edge of TI50 pin $\rightarrow$ TCL50 register = 00H
	Rising edge of TI50 pin $\rightarrow$ TCL50 register = 01H
CR50 register:	Compare value (N) Lower 8 bits (settable from 00H to FFH)
CR51 register:	Compare value (N) Higher 8 bits (settable from 00H to FFH)
<ul> <li>TMC50, TMC51 registers:</li> </ul>	Stops count operation, selects the clear & stop mode entered on a match
	between the TM5 register and CR5 register, disables timer output F/F
	inversion, and disables timer output.
	(×: don't care)
	TMC50 register = 0000xx00B
	TMC51 register = 0001xx00B

- For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 and count the number of pulses input from the TI50 pin.
- <3> When the values of the TM5 register and CR5 register connected in cascade match, the INTTM50 signal is generated (the TM5 register is cleared to 0000H).
- <4> The INTTM50 signal is then generated each time the values of the TM5 register and CR5 register match.

INTTM50 signal is generated when the valid edge of TI50 pin is input N + 1 times: N = 0000H to FFFFH

- Cautions 1. During external event counter operation, do not rewrite the value of the CR5n register.
  - 2. To write using 8-bit access during cascade connection, set the TCE51 bit to 1 and then set the TCE50 bit to 1. When operation is stopped, clear the TCE50 bit to 0 and then clear the TCE51 bit to 0 (n = 0, 1).
  - 3. During cascade connection, TI50 input and the INTTM50 signal are used. Do not use TI51 input, TO51 output, and the INTTM51 signal; mask them instead (for details, refer to CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION). Clear the LVS51, LVR51, TMC511, and TOE51 bits to 0.
  - 4. Do not change the value of the CR5 register during external event counter operation.

## 9.4.7 Square-wave output operation (16-bit resolution)

The 16-bit resolution timer/event counter mode is selected by setting the TMC51.TMC514 bit to 1.

8-bit timer/event counter 5n outputs a square wave of any frequency using the interval preset in 16-bit timer compare register 5 (CR5).

## Setting method

<1> Set each register.

TCL50 register:

Selects the count clock (t)

(The TCL51 register does not have to be set in cascade connection)

- CR50 register: Compare value (N) ... Lower 8 bits (settable from 00H to FFH)
- CR51 register: Compare value (N) ... Higher 8 bits (settable from 00H to FFH)
- TMC50, TCM51 registers: Stops count operation, selects the mode in which clear & start occurs on a match between the TM5 register and CR5 register.

LVS50	LVR50	Timer Output F/F Status Settings
1	0	High-level output
0	1	Low-level output

Enables timer output F/F inversion, and enables timer output.

TMC50 register = 00001011B or 00000111B

- TMC51 register = 00010000B
- For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
- <2> Set the TMC51.TCE51 bit to 1. Then set the TMC50.TCE50 bit to 1 to start the count operation.
- <3> When the values of the TM5 register and the CR5 register connected in cascade match, the TO50 timer output F/F is inverted. Moreover, the INTTM50 signal is generated and the TM5 register is cleared to 0000H.
- <4> Then, the timer output F/F is inverted during the same interval and a square wave is output from the TO50 pin.

Frequency = 1/2t(N + 1): N = 0000H to FFFFH


Caution Do not write a different value to the CR5 register during operation.

# 9.4.8 Cautions

# (1) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because the TM5n register is started asynchronously to the count pulse.





## CHAPTER 10 8-BIT TIMER H

In the V850ES/KF1, two channels of 8-bit timer H are provided.

## **10.1 Functions**

8-bit timer Hn has the following functions (n = 0, 1).

- Interval timer
- Square ware output
- PWM output
- Carrier generator

# 10.2 Configuration

8-bit timer Hn includes the following hardware.

Item	Configuration
Timer registers	8-bit timer counter Hn: 1 each
Register	8-bit timer H compare register n0 (CMPn0): 1 each 8-bit timer H compare register n1 (CMPn1): 1 each
Timer outputs	TOHn, output controller
Control registers <sup>Note</sup>	8-bit timer H mode register n (TMHMDn) 8-bit timer H carrier control register n (TMCYCn)

Note To use the TOHn pin function, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.

The block diagram is shown below.





Figure 10-1. Block Diagram of 8-Bit Timer Hn

#### (1) 8-bit timer H compare register n0 (CMPn0)

This register can be read or written in 8-bit units. This register is used in all of the timer operation modes. This register constantly compares the value set to the CMPn0 register with the count value of 8-bit timer counter Hn and, when the two values match, generates an interrupt request signal (INTTMHn) and inverts the output level of the TOHn pin.

Rewrite the value of the CMPn0 register while the timer is stopped (TMHMDn.TMHEn bit = 0). Reset sets this register to 00H.



Caution Rewriting the CMPn0 register during timer count operation is prohibited.

<R>

#### (2) 8-bit timer H compare register n1 (CMPn1)

This register can be read or written in 8-bit units.

This register is used in the PWM output mode and carrier generator mode.


In the PWM output mode, this register constantly compares the value set to the CMPn1 register with the count value of 8-bit timer counter Hn and, when the two values match, inverts the output level of the TOHn pin. No interrupt request signal is generated.

In the carrier generator mode, the CMPn1 register always compares the value set to the CMPn1 register with the count value of 8-bit timer counter Hn and, when the two values match, generates an interrupt request signal (INTTMHn). At the same time, the count value is cleared.

The CMPn1 register can be rewritten during timer count operation.

If the value of the CMPn1 register is rewritten while the timer is operating, the new value is latched and transferred to the CMPn1 register when the count value of the timer matches the old value of the CMPn1 register, and then the value of the CMPn1 register is changed to the new value. If matching of the count value and the CMPn1 register value and writing a value to the CMPn1 register conflict, the value of the CMPn1 register is not changed.

Reset sets this register to 00H.



The CMPn1 register can be rewritten during timer count operation.

In the carrier generator mode, after the CMPn1 register is set, if the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, an interrupt request signal (INTTMHn) is generated. At the same time, the value of 8-bit timer counter Hn is cleared to 00H.

If the set value of the CMPn1 register is rewritten during timer operation, the reload timing is when the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match. If the transfer timing and write to the CMPn1 register from the CPU conflict, transfer is not performed.

Caution In the PWM output mode and carrier generator mode, be sure to set the CMPn1 register when starting the timer count operation (TMHMDn.TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).

<R>

## 10.3 Registers

The registers that control 8-bit timer Hn are as follows.

- 8-bit timer H mode register n (TMHMDn)
- 8-bit timer H carrier control register n (TMCYCn)

Remarks 1. To use the TOHn pin function, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.

**2.** n = 0, 1

(1) 8-bit timer H mode register n (TMHMDn)

The TMHMDn register controls the mode of 8-bit timer Hn. TMHMDn register can be read or written in 8-bit or 1-bit units. Reset sets TMHMDn to 00H.

	<7>	6	5	4	3	2	<1>	<0>
TMHMD0	TMHE0	CKSH02	CKSH01	CKSH00	TMMD01	TMMD00	TOLEV	0 TOEN0
	TMHE0			8-bit timer I	-10 operatio	n enable		
	0	Stop time	r count ope	eration (8-bit	timer coun	ter H0 = 0	0H)	
	1	Enable tin	ner count o	peration (Co	ounting star	rts when c	lock is ir	nput)
				1				
	CKSH02	CKSH01	CKSH00			of count o		
				Count clock <sup>No</sup>	fxx = 20 M	MHz fxx = 1	6.0 MHz	fxx = 10.0 MHz
	0	0	0	fxx	Setting proh	ibited Setting	prohibited	100 ns
	0	0	1	fxx/2	100 ns	125		200 ns
	0	1	0	fxx/4	200 ns	250		400 ns
	0	1	1	fxx/16	800 ns	1 με		1.6 <i>µ</i> s
	1	0	0	fxx/64	3.2 μs	4 με		6.4 <i>μ</i> s
	1	0	1	fxx/1024	51.2 μs			102.4 μs
	Othe	er than abo	ve		Setti	ng prohibi	ted	
	TMMD01	TMMD00		8-bit t	imer H0 op	eration m		
	0	0	Interval tir					
	0	1		enerator mode	10			
	1	0	PWM out					
	1	1	Setting pr					
			01					
	TOLEV0		Tin	ner output le	evel control	(default)		
	0	Low level						
	1	High level						
	TOEN0			Timer o	utput contro	ol		
	0	Disable or	utput					
	1	Enable ou	Itput					
Note Set so	as to satio	sty the foll		aditions				
		-	-	t clock $\leq 10$	) MHz			
				$1 \text{ Clock} \leq 10$		Ηz		
				t clock $\leq 5$				

#### (a) 8-bit timer H mode register 0 (TMHMD0)

prohibited. 2. In the PWM output mode and carrier generator mode, be sure to set the CMP01 register when starting the timer count operation (TMHE0 bit = 1) after the timer

- register when starting the timer count operation (TMHE0 bit = 1) after the timer count operation was stopped (TMHE0 bit = 0) (be sure to set again even if setting the same value to the CMP01 register).
- 3. When using the carrier generator mode, set 8-bit timer H0 count clock frequency to six times 8-bit timer/event counter 50 count clock frequency or higher.

(b) 8-bit timer H mode register 1 (TMHMD1)

		R/W	Audress	: FFFFF590	Л						
	<7>	6	5	4	3	2	<1>	<0>			
TMHMD1	TMHE1	CKSH12	CKSH11	CKSH10	TMMD11	TMMD10	TOLEV	1 TOEN1			
		1	1		L.	I					
	TMHE1	TMHE1 8-bit timer H1 operation enable									
	0	Stop time	r count ope	eration (8-bit	timer coun	iter H1 = 00	DH)				
	1	Enable tin	ner count c	peration (C	ounting star	rts when cl	ock is ir	nput)			
	CKSH12	CKSH11	CKSH10		Selection	of count cl	ock				
				Count clock <sup>No</sup>	fxx = 20.0	MHz fxx = 16	6.0 MHz	fxx = 10.0 MHz			
	0	0	0	fxx	Setting proh	ibited Setting	prohibited	100 ns			
	0	0	1	fxx/2	100 ns	125 n	s	200 ns			
	0	1	0	fxx/4	200 ns	250 n	s	400 ns			
	0	1	1	fxx/16	800 ns	1 μs		1.6 <i>μ</i> s			
	1	0	0	fxx/64	3.2 μs	4 μs		6.4 μs			
	1	0	1		fхт	(subclock)					
	Ot	her than ab	ove		Setti	ing prohibit	ed				
	TMMD11	TMMD10	TMMD10 8-bit timer H1 operation mode								
	0	0	0 Interval timer mode								
	0	1	Carrier ge	enerator mo	de						
	1	0	PWM out	put mode							
	1	1	Setting pr	ohibited							
	TOLEV1		Tir	ner output le	evel control	(default)					
	0	Low level									
	1	High level									
	TOEN1			Timer o	utput contro	ol					
	0	Disable or	•								
	1	Enable ou	Enable output								
Note Set so	as to satis	sfy the foll	owing cor	nditions.							
REC	BC = VDD =	4.0 to 5.5	5 V: Coun	t clock $\leq$ 10	0 MHz						
REC	$BC = 10 \ \mu F$	$V_{DD} = 4.$	.0 to 5.5 V	: Count clo	$ock \le 5 MH$	Ηz					
REC	BC = VDD =	2.7 to 4.0	V: Coun	t clock $\leq 5$	MHz						
Cautions 1.			bit = 1,	setting bi	ts other t	han thos	e of th	ne TMHMD1			
	prohibit										
-		with outp	ut mode	and carri	er denera	ator mod	e be s	sura ta cat			
2.		n the PWM output mode and carrier generator mode, be sure to set t egister when starting the timer count operation (TMHE1 bit = 1) after									
2.	register	when sta	arting the	e timer co	ount operation	ation (TM	IHE1 I				

3. When using the carrier generator mode, set 8-bit timer H1 count clock frequency to six times 8-bit timer/event counter 51 count clock frequency or higher.

# (2) 8-bit timer H carrier control register n (TMCYCn)

This register controls the 8-bit timer Hn remote control output and carrier pulse output status. TMCYCn register can be read or written in 8-bit or 1-bit units. The NRZn bit is a read-only bit. Reset sets TMCYCn to 00H.

Remark n	= 0, 1
----------	--------

After res	et: 00H	R/W	Address	: TMCYC	) FFFF5	в1Н, ТМСҮ	C1 FFFFF	591H	
	7	6	5	4	3	2	1	<0>	
TMCYCn	0	0	0	0	0	RMCn	NRZBn	NRZn	
(n = 0, 1)									
	RMCn	NRZBn		Re	emote cont	rol output			
	0	0	Low-leve	el output					
	0	1	1 High-level output						
	1	0	Low-leve	el output					
	1	1	Carrier pulse output						
	NRZn		C	Carrier puls	e output s	tatus flag			
	0	0 Carrier output disabled status (low-level status)							
	1	Carrier ou	Itput enable	e status					

# 10.4 Operation

#### 10.4.1 Operation as interval timer/square wave output

When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, an interrupt request signal (INTTMHn) is generated and 8-bit timer counter Hn is cleared to 00H.


The CMPn1 register cannot be used in the interval timer mode. Even if the CMPn1 register is set, this has no effect on the timer output because matches between 8-bit timer counter Hn and the CMPn1 register are not detected.

A square wave of the desired frequency (duty = 50%) is output from the TOHn pin, by setting the TMHMDn.TOENn bit to 1.

- Remarks 1. For the alternate-function pin (TOHn) settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For INTTMHn interrupt enable, refer to CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

Setting


<1> Set each register.



## Figure 10-2. Register Settings in Interval Timer Mode

<2> When the TMHEn bit is set to 1, counting starts.


- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the INTTMHn signal is generated and 8-bit timer counter Hn is cleared to 00H.
- <4> Then, the INTTMHn signal is generated in the same interval. To stop the count operation, clear the TMHEn bit to 0.





- <2> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the value of 8-bit timer counter Hn is cleared, the TOHn output level is inverted, and the INTTMHn signal is output at the rising edge of the count clock.
- <3> The INTTMHn signal and TOHn output are set to the default level when the TMHEn bit is cleared to 0 during 8-bit timer Hn operation. If the level is already at the default level before the TMHMDn.TMHEn bit is cleared to 0, that level is maintained.

**Remarks 1.** n = 0, 1**2.**  $01H \le N \le FEH$ 





#### 10.4.2 PWM output mode operation

In the PWM output mode, a pulse of any duty and cycle can be output.

The CMPn0 register controls the timer output (TOHn) cycle. Rewriting the CMPn0 register during timer operation is prohibited.

The CMPn1 register controls the timer output (TOHn) duty. The CMPn1 register can be rewritten during timer operation.

The operation in the PWM output mode is as follows.

After timer counting starts, when the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the TOHn output level is inverted and 8-bit timer counter Hn is cleared to 00H. When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the TOHn output level is inverted.

Remarks 1. For the alternate-function pin (TOHn) settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.

2. For INTTMHn interrupt enable, refer to CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

Setting

<1> Set each register.

(i) 8-bit	timer H m	node regis	ster n (TM	HMDn) se	ettings						
	TMHEn	CKSHn2	CKSHn1	CKSHn0	TMMDn1	TMMDn0	TOLEVn	TOENn			
TMHMDn	0	0/1	0/1	0/1	1	0	0/1	1	]		
	Enables timer output Sets timer output default level Selects PWM output mode Selects count clock (fcNT) Stops count operation										
• C	ompare v	alue (M):	Sets duty								
Remarks	Remarks 1. n = 0, 1 2. 00H ≤ CMPn1 (M) < CMPn0 (N) ≤ FFH										

#### Figure 10-4. Register Settings in PWM Output Mode

<2> When the TMHEn bit is set to 1, counting starts.


- <3> After the count operation is enabled, the first compare register to be compared is the CMPn0 register. When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, 8-bit timer counter Hn is cleared, an interrupt request signal (INTTMHn) is generated, and the TOHn output level is inverted. At the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the TOHn output level is inverted, and at the same time the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. At this time, 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <5> A pulse of any duty can be obtained through the repetition of steps <3> and <4> above.
- <6> To stop the count operation, clear the TMHEn bit to 0.

Designating the set value of the CMPn0 register as (N), the set value of the CMPn1 register as (M), and the count clock frequency as f<sub>CNT</sub>, the PWM pulse output cycle and duty are as follows.

PWM pulse output cycle =  $(N + 1)/f_{CNT}$ Duty = inactive width: Active width = (M + 1) : (N + 1)

- Cautions 1. The set value of the CMPn1 register can be changed while the timer counter is operating. However, this takes a duration of at least three operating clocks (signal selected by the CKSHn2 to CKSHn0 bits of the TMHMDn register) from when the value of the CMPn1 register is changed until the value is transferred to the register.
  - Be sure to set the CMPn1 register when starting the timer count operation (TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).
  - 3. Make sure that the CMPn1 register set value (M) and CMPn0 register set value (N) are within the following range.

 $00H \le CMPn1 (M) < CMPn0 (N) \le FFH$ 





- <2> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the TOHn output level is inverted, 8-bit timer counter Hn is cleared, and the INTTMHn signal is output.
- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the TOHn output level is inverted. At this time, the value of 8-bit timer counter Hn is not cleared and the INTTMHn signal is not output.
- <4> When the TMHEn bit is cleared to 0 during 8-bit timer Hn operation, the INTTMHn signal and TOHn output are set to the default level.





Figure 10-5. Operation Timing in PWM Output Mode (2/4)








Figure 10-5. Operation Timing in PWM Output Mode (4/4)

- <1> When the TMHEn bit is set to 1, counting starts. At this time, the TOHn output remains the default level.
- <2> The set value of the CMPn1 register can be changed during count operation. This operation is asynchronous to the count clock.
- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, 8-bit timer counter Hn is cleared, the TOHn output level is inverted, and the INTTMHn signal is generated.
- <4> Even if the value of the CMPn1 register is changed, that value is latched and not transferred to the register. When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register prior to the change match, the changed value is transferred to the CMPn1 register and the value of the CMPn1 register is changed (<2>').

However, three or more count clocks are required from the time the value of the CMPn1 register is changed until it is transferred to the register. Even if a match signal is generated within three count clocks, the changed value cannot be transferred to the register.

- <5> When the count value of 8-bit timer counter Hn matches the changed set value of the CMPn1 register, the TOHn output level is inverted. 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.
- <6> When the TMHEn bit is cleared to 0 during 8-bit timer Hn operation, the INTTMHn signal and TOHn output are set to the default level.

#### 10.4.3 Carrier generator mode operation

The carrier clock generated by 8-bit timer Hn is output using the cycle set with 8-bit timer/event counter 5n.

In the carrier generator mode, 8-bit timer/event counter 5n is used to control the extent to which the carrier pulse of 8-bit timer Hn is output, and the carrier pulse is output from the TOHn output.

- Remarks 1. For the alternate-function pin (TOHn) settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.
  - 2. For INTTMHn interrupt enable, refer to CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION.

## (1) Carrier generation

In the carrier generator mode, the CMPn0 register generates a waveform with the low-level width of the carrier pulse and the CMPn1 register generates a waveform with the high-level width of the carrier pulse. During 8-bit timer Hn operation, the CMPn1 register can be rewritten, but rewriting of the CMPn0 register is prohibited.


## (2) Carrier output control

Carrier output control is performed with the interrupt request signal (INTTM5n) of 8-bit timer/event counter 5n and the TMCYCn.NRZBn and TMCYCn.RMCn bits. The output relationships are as follows.

RMCn Bit	NRZBn Bit	Output
0	0	Low level output
0	1	High level output
1	0	Low level output
1	1	Carrier pulse output

**Remark** n = 0, 1

To control carrier pulse output during count operation, the TMCYCn.NRZn and TMCYCn.NRZBn bits have a master and slave bit configuration. The NRZn bit is read-only while the NRZBn bit can be read and written. The INTTM5n signal is synchronized with the 8-bit timer Hn clock and output as the INTTM5Hn signal. The INTTM5Hn signal becomes the data transfer signal of the NRZn bit and the value of the NRZBn bit is transferred to the NRZn bit. The transfer timing from the NRZBn bit to the NRZn bit is as follows.





<R>

#### Setting

<1> Set each register.




Figure 10-7. Register Settings in Carrier Generator Mode

- <2> When the TMHEn bit is set to 1, 8-bit timer Hn count operation starts.
- <3> When the TMC5n.TCE5n bit is set to 1, 8-bit timer/event counter 5n count operation starts.
- <4> After the count operation is enabled, the first compare register to be compared is the CMPn0 register. When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the INTTMHn signal is generated, 8-bit timer counter Hn is cleared, and at the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register.
- <5> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, 8-bit timer counter Hn is cleared, and at the same time, the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register.
- <6> The carrier clock is obtained through the repetition of steps <4> and <5> above.
- <7> The INTTM5n signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal. This signal becomes the data transfer signal of the NRZBn bit and the value of the NRZBn bit is transferred to the NRZn bit.
- <8> Write the next value to the NRZBn bit in the interrupt servicing programming that has been started by the INTTM5Hn interrupt or after timing has been checked by polling the interrupt request flag. Write data to count the next time to the CR5n register.
- <9> When the NRZn bit becomes high level, the carrier clock is output from the TOHn pin.
- <10> Any carrier clock can be obtained through the repetition of the above steps. To stop the count operation, clear the TMHEn bit to 0.

Designating the set value of the CMPn0 register as (N), the set value of the CMPn1 register as (M), and the count clock frequency as fcNT, the carrier clock output cycle and duty are as follows.

Carrier clock output cycle =  $(N + M + 2)/f_{CNT}$ Duty = High level width: Carrier clock output width = (M + 1): (N + M + 2)

- Cautions 1. Be sure to set the CMPn1 register when starting the timer count operation (TMHEn bit = 1) after the timer count operation was stopped (TMHEn bit = 0) (be sure to set again even if setting the same value to the CMPn1 register).
  - 2. Set the values of the CMPn0 and CMPn1 registers in the range of 01H to FFH.
  - 3. In the carrier generator mode, three operating clocks (signal selected by the TMHMDn.CKSHn0 to TMHMDn.CKSHn2 bits) are required for actual transfer of the new value to the register after the CMPn1 register has been rewritten.
  - 4. Be sure to perform the TMCYCn.RMCn bit setting before the start of the count operation.
  - 5. When using the carrier generator mode, set the 8-bit timer Hn count clock frequency to six times the 8-bit timer/event counter 5n count clock frequency or higher.




Figure 10-8. Carrier Generator Mode (1/3)

<1> When the TMHEn bit = 0 and the TCE5n bit = 0, the operation of 8-bit timer Hn is stopped.

- <2> When the TMHEn bit is set to 1, 8-bit timer Hn starts counting. The carrier clock remains the default level.
- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the first INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register. 8-bit timer counter Hn is cleared to 00H.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. 8-bit timer counter Hn is cleared to 00H. A carrier clock with a duty of 50% is generated through the repetition of steps <3> and <4>.
- <5> The INTTM5n signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal.
- <6> The INTTM5Hn signal becomes the data transfer signal of the NRZBn bit, and the value of the NRZBn bit is transferred to the NRZn bit.
- <7> The TOHn output is made low level by clearing the NRZn bit = 0.




Figure 10-8. Carrier Generator Mode (2/3)

- <1> When the TMHEn bit = 0 and the TCE5n bit = 0, the operation of 8-bit timer Hn is stopped.
- <2> When the TMHEn bit is set to 1, 8-bit timer Hn starts counting. The carrier clock remains the default level at this time.
- <3> When the count value of 8-bit timer counter Hn and the set value of the CMPn0 register match, the first INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn0 register to the CMPn1 register. 8-bit timer counter Hn is cleared to 00H.
- <4> When the count value of 8-bit timer counter Hn and the set value of the CMPn1 register match, the INTTMHn signal is generated, the carrier clock signal is inverted, and the register that is compared with 8-bit timer counter Hn changes from the CMPn1 register to the CMPn0 register. 8-bit timer counter Hn is cleared to 00H. A carrier clock with a fixed duty (other than 50%) is generated through the repetition of steps <3> and <4>.
- <5> The INTTM5n signal is generated. This signal is synchronized with 8-bit timer Hn and output as the INTTM5Hn signal.
- <6> The carrier is output from the rising edge of the first carrier clock by setting the NRZn bit = 1.
- <7> By setting the NRZn bit = 0, the TOHn output is also maintained high level while the carrier clock is high level, and does not change to low level (the high level width of the carrier waveform is guaranteed through steps <6> and <7>).




Figure 10-8. Carrier Generator Mode (3/3)

<1> When the TMHEn bit is set to 1, counting starts. The carrier clock remains the default level at this time.

- <2> When the count value of the 8-bit timer counter Hn matches the value of the CMPn0 register, the INTTMHn signal is output, the carrier signal is inverted, and the 8-bit timer counter is cleared to 00H. At the same time, the compare register whose value is to be compared with that of the 8-bit timer counter Hn is changed from the CMPn0 register to the CMPn1 register.
- <3> The CMPn1 register is asynchronous to the count clock, and its value can be changed while the 8-bit timer Hn is operating. The new value (L) to which the value of the register is to be changed is latched. When the count value of the 8-bit timer counter Hn matches the value (M) of the CMPn1 register before the change, the CMPn1 register is changed (<3>').

However, it takes three count clocks or more since the value of the CMPn1 register has been changed until the value is transferred to the register. Even if a match signal is generated before the duration of three count clocks elapses, the new value is not transferred to the register.

- <4> When the count value of 8-bit timer counter Hn and the value (M) of the CMPn1 register match, the INTTMHn signal is output, the carrier signal is inverted, and 8-bit timer counter Hn is cleared to 00H. At the same time, the compare register whose value is to be compared with that of the 8-bit timer counter Hn is changed from the CMPn1 register to the CMPn0 register.
- <5> The timing at which the count value of 8-bit timer counter Hn and the value of the CMPn1 register match again is the changed value (L).

## CHAPTER 11 INTERVAL TIMER, WATCH TIMER

The V850ES/KF1 includes interval timer BRG and a watch timer. Interval timer BRG can also be used as the source clock of the watch timer. The watch timer can also be used as interval timer WT.

Two interval timer channels and one watch timer channel can be used at the same time.

## 11.1 Interval Timer BRG


#### 11.1.1 Functions

Interval timer BRG has the following functions.

- Interval timer BRG: An interrupt request signal (INTBRG) is generated at a specified interval.
- Generation of count clock for watch timer: When the main clock is used as the count clock for the watch timer, a count clock (fBRG) is generated.

## 11.1.2 Configuration

The following shows the block diagram of interval timer BRG.





#### (1) Clock control

The clock control controls supply/stop of the operation clock of interval timer BRG.

#### (2) 3-bit prescaler

The 3-bit prescaler divides fx to generate fx/2, fx/4, and fx/8.

#### (3) Selector

The selector selects the count clock (fBGCS) for interval timer BRG from fx, fx/2, fx/4, and fx/8.

#### (4) 8-bit counter

The 8-bit counter counts the count clock (fBGCS).

## (5) Output control

The output control controls supply of the count clock (fbrg) for the watch timer.

#### (6) PRSCM register

The PRSCM register is an 8-bit compare register that sets the interval time.

## (7) PRSM register

The PRSM register controls the operation of interval timer BRG, the selector, and clock supply to the watch timer.

# 11.1.3 Registers

Interval timer BRG includes the following registers.

## (1) Interval timer BRG mode register (PRSM)

PRSM controls the operation of interval timer BRG, selection of count clock, and clock supply to the watch timer.

This register can be read or written in 8-bit or 1-bit units. Reset sets PRSM to 00H.

After res	set: 00H	R/W	Address:	FFFF8B0H							
	7	6	5	<4>	3	2	1	0			
PRSM	0	0	0	BGCE	0	TODIS	BGCS1	BGCS0			
	BGCE		Control of interval timer operation								
	0	Operation	n stopped,	8-bit counter	cleared t	o 01H					
	1	Operate									
	TODIS		Co	ontrol of cloc	k supply f	or watch tin	ner				
	0	Clock for	watch time	er supplied							
	1	Clock for	watch time	er not supplie	ed						
		1									
	BGCS1	BGCS0		Selection of	input cloo	ck (fegcs) <sup>Not</sup>	e				
				10	MHz	5 MHz	:	4 MHz			
	0	0	fx	10	0 ns	200 ns	<b>s</b>	250 ns			
	0	1	fx/2	20	0 ns	400 ns	6	500 ns			
	1	0	fx/4	40	0 ns	800 ns	6	1 µs			
	1	1	fx/8	80	0 ns	1.6 μs	6	2 µs			
	VD	D = 4.0 to	5.5 V: fво	the followir acs $\leq 10 \text{ MH}$ acs $\leq 5 \text{ MHz}$	lz	ons are s	atisfied.				
	Cautions	BGC bit = setti	S0 bits 1). Set ng (1) the n the B0	while inter the TODI BGCE bit	val time S, BGCS	er BRG is S1, and E	operati BGCS0 b	CS1, and ng (BGCE its before counter is			

# (2) Interval timer BRG compare register (PRSCM)

PRSCM is an 8-bit compare register. This register can be read or written in 8-bit units. Reset sets PRSCM to 00H.

After re	set: 00H	R/W	Address: F	FFFF8B1H	ł			
	7	6	5	4	3	2	1	0
PRSCM	PRSCM7	PRSCM6	PRSCM5	PRSCM4	PRSCM3	PRSCM2	PRSCM1	PRSCM0
	Caution	operatir	g (PRSN		oit = 1).			er BRG is I register

#### 11.1.4 Operation

<R>

<R>

#### (1) Operation of interval timer BRG

Set the count clock by using the BGCS1 and BGCS0 bits of PRSM and the 8-bit compare value by using the PRSCM register.

When the PRSM.BGCE bit is set (1), interval timer BRG starts operating.

Each time the count value of the 8-bit counter and the set value in the PRSCM register match, an interrupt request signal (INTBRG) is generated. At the same time, the 8-bit counter is cleared to 01H and counting is continued.

The interval time can be obtained from the following equation.

Interval time =  $2^m \times N/fx$ 

- Remark m: Division value (set values of BGCS1 and BGCS0 bits) = 0 to 3
  - N: Set value in PRSCM register<sup>Note</sup> = 1 to 256 (when the set value in the PRSCM register is 00H, N = 256)
  - fx: Main clock oscillation frequency
- **Note** The INTBRG interrupt is generated only once when the set value in the PRSCM register = 01H.

## (2) Count clock supply for watch timer

Set the count clock by using the BGCS1 and BGCS0 bits of PRSM and the 8-bit compare value by using the PRSCM register, so that the count clock frequency (fBRG) of the watch timer is 32.768 kHz. Clear (0) the PRSM.TODIS bit at the same time.

When the PRSM.BGCE bit is set (1), fBRG is supplied to the watch timer. fBRG is obtained from the following equation.

 $f_{BRG} = f_X/(2^{m+1} \times N)$ 

To set  $f_{BRG}$  to 32.768 kHz, perform the following calculation to set the BGCS1 and BGCS0 bits and the PRSCM register.

- <1> Set N = fx/65,536 (round off the decimal) to set m = 0.
- <2> If N is even, N = N/2 and m = m + 1
- <3> Repeat step <2> until N is even or m = 3
- <4> Set N to the PRSCM register and m to the BGCS1 and BGCS0 bits.

Example: When fx = 4.00 MHz

<1> N = 4,000,000/65,536 = 61 (round off the decimal), m = 0

- <2>, <3> Since N is odd, the values remain as N = 61, m = 0
- <4> The set value in the PRSCM register: 3DH (61), the set values in the BGCS1 and BGCS0 bits: 00
- **Remark** m: Divided value (set value in the BGCS1 and BGCS0 bits) = 0 to 3
  - N: Set value in PRSCM register = 1 to 256 (when the set value in the PRSCM register is 00H, N = 256)
  - fx: Main clock oscillation frequency

## 11.2 Watch Timer

# 11.2.1 Functions


The watch timer has the following functions.

- Watch timer: An interrupt request signal (INTWT) is generated at time intervals of 0.5 or 0.25 seconds by using the main clock or subclock.
- Interval timer: An interrupt request signal (INTWTI) is generated at the preset time interval.

The watch timer and interval timer functions can be used at the same time.

## 11.2.2 Configuration

The following shows the block diagram of the watch timer.





## (1) 11-bit prescaler

The 11-bit prescaler generates a clock of fw/2<sup>4</sup> to fw/2<sup>11</sup> by dividing fw.

## (2) 5-bit counter

The 5-bit counter generates the watch timer interrupt request signal (INTWT) at intervals of  $2^4$ /fw,  $2^5$ /fw,  $2^{13}$ /fw, or  $2^{14}$ /fw by counting fw or fw/ $2^9$ .

#### (3) Selectors

The watch timer has the following four selectors.

- Selector that selects the main clock (the clock from interval timer BRG (fBRG)) or the subclock (fxT) as the clock for the watch timer.
- Selector that selects fw or fw/2<sup>9</sup> as the count clock frequency of the 5-bit counter
- Selector that selects 2<sup>4</sup>/fw or 2<sup>13</sup>/fw, or 2<sup>5</sup>/fw or 2<sup>14</sup>/fw as the INTWT signal generation time interval.
- Selector that selects the generation time interval of the interval timer WT interrupt request signal (INTWTI) from 2<sup>4</sup>/fw to 2<sup>11</sup>/fw.

## (4) 8-bit counter

The 8-bit counter counts the count clock (fbgcs).

## (5) WTM register

The WTM register is an 8-bit register that controls the operation of the watch timer/interval timer WT and sets the interval of interrupt request signal generation.

## 11.2.3 Registers

The watch timer includes the following register.

#### (1) Watch timer operation mode register (WTM)

This register enables or disables the count clock and operation of the watch timer, sets the interval time of the 11-bit prescaler, controls the operation of the 5-bit counter, and sets the timer of watch timer interrupt request signal (INTWT) generation.

The WTM register can be read or written in 8-bit or 1-bit units.

Reset sets WTM to 00H.

	eset: 00H	R/W	Address:						
	7	6	5	4	3	2	<1>	<0>	
WTM	WTM7	WTM6	WTM5	WTM4	4 WTM3	WTM2	WTM1	WTM0	
	14/71.47				O la stiere of int				
	WTM7	WTM6 0	WTM5 0	WTM4 0	Selection of inte			1 vv 11) time	
	0				2 <sup>4</sup> /fw (488 )				
	0	0	0	1	2 <sup>5</sup> /fw (977 )				
	0	0	1	1	2 <sup>6</sup> /fw (1.95				
	0	1	0	0	2 <sup>7</sup> /fw (3.91 2 <sup>8</sup> /fw (7.81		-		
	0	1	0	1	2 <sup>9</sup> /fw (15.6				
	0	1	1	0	2 <sup>10</sup> /fw (31.3				
	0	1	1	1	2 <sup>11</sup> /fw (62.5				
	1	0	0	0	2 <sup>4</sup> /fw (488 µ		-		
	1	0	0	1	2 <sup>5</sup> /fw (977 µ				
	1	0	1	0	2 <sup>6</sup> /fw (1.95				
	1	0	1	1	2 <sup>7</sup> /fw (3.91				
	1	1	0	0	2 <sup>8</sup> /fw (7.81		,		
	1	1	0	1	2 <sup>9</sup> /fw (15.6				
	1	1	1	0	2 <sup>10</sup> /fw (31.3				
	1	1	1	1	2 <sup>11</sup> /fw (62.5				
				I					
	WTM7	WTM3	WTM2	Selec	tion of watch t	imer interr	upt (INTW	T) time	
	0	0	0	2 <sup>14</sup> /fw (0	0.5 s: fw = fx⊤)				
	0	0	1	2 <sup>13</sup> /fw (0	0.25 s: fw = fx1	r)			
	0	1	0	2 <sup>5</sup> /fw (97	<b>77</b> μs: fw = fxτ	·)			
	0	1	1	2 <sup>4</sup> /fw (48	88 μs: fw = fxτ	·)			
	1	0	0	2 <sup>14</sup> /fw (0	0.5 s: fw = fвяс	à)			
	1	0	1	2 <sup>13</sup> /fw (0	0.25 s: fw = fвғ	RG)			
	1	1	0	2 <sup>5</sup> /fw (9	77 $\mu$ s: fw = fbF	iG)			
	1	1	1	24/fw (48	88 $\mu$ s: fw = f <sub>BF</sub>				
	WTM1			Control	of 5-bit counte	r operation			
	0	Clear off	er operatio						
	1	Start	or operatio	ni siops					
	L	Clart							
			Watch timer operation enable						
	WTM0		Stop operation (clear both prescaler and 5-bit counter)						
	WTM0 0	Stop ope	eration (cle				r)		

## Caution Rewrite the WTM2 to WTM7 bits while both the WTM0 and WTM1 bits are 0.

Remarks 1. fw: Watch timer clock frequency

2. Values in parentheses apply when fw = 32.768 kHz

## 11.2.4 Operation

## (1) Operation as watch timer

The watch timer generates an interrupt request at fixed time intervals. The watch timer operates using time intervals of 0.25 or 0.5 seconds with the subclock (32.768 kHz).

The count operation starts when the WTM.WTM0 and WTM.WTM1 bits are set to 11. When these bits are cleared to 00, the 10-bit prescaler and 5-bit counter are cleared and the count operation stops.

The 5-bit counter can be cleared to synchronize the time by clearing the WTM1 bit to 0 when the watch timer and interval timer WT operate simultaneously. At this time, an error of up to 15.6 ms may occur in the watch timer, but interval timer WT is not affected.

## (2) Operation as interval timer


The watch timer can also be used as an interval timer that repeatedly generates an interrupt request signal (INTWTI) at intervals specified by a count value set in advance.

The interval time can be selected by the WTM.WTM4 to WTM.WTM7 bits.

WTM7	WTM6	WTM5	WTM4		Interval Time
0	0	0	0	$2^4 \times 1/fw$	488 $\mu$ s (operating at fw = fxT = 32.768 kHz)
0	0	0	1	$2^5  imes 1/fw$	977 $\mu$ s (operating at fw = fxT = 32.768 kHz)
0	0	1	0	$2^6 \times 1/fw$	1.95 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$ )
0	0	1	1	$2^7 \times 1/fw$	3.91 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$ )
0	1	0	0	$2^8 \times 1/fw$	7.81 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$ )
0	1	0	1	$2^9 \times 1/fw$	15.6 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$ )
0	1	1	0	$2^{10} \times 1/fw$	31.3 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$ )
0	1	1	1	$2^{11} \times 1/fw$	62.5 ms (operating at $f_W = f_{XT} = 32.768 \text{ kHz}$ )
1	0	0	0	$2^4 \times 1/fw$	488 $\mu$ s (operating at fw = f <sub>BRG</sub> = 32.768 kHz)
1	0	0	1	$2^5 \times 1/fw$	977 $\mu$ s (operating at fw = f <sub>BRG</sub> = 32.768 kHz)
1	0	1	0	$2^6 \times 1/fw$	1.95 ms (operating at fw = fBRG = 32.768 kHz)
1	0	1	1	$2^7 \times 1/fw$	3.91 ms (operating at fw = fBRG = 32.768 kHz)
1	1	0	0	$2^8 \times 1/fw$	7.81 ms (operating at fw = fBRG = 32.768 kHz)
1	1	0	1	$2^9 \times 1/fw$	15.6 ms (operating at fw = fBRG = 32.768 kHz)
1	1	1	0	$2^{10} \times 1/fw$	31.3 ms (operating at fw = fBRG = 32.768 kHz)
1	1	1	1	$2^{11} \times 1/fw$	62.5 ms (operating at fw = fBRG = 32.768 kHz)

## Table 11-1. Interval Time of Interval Timer

**Remark** fw: Watch timer clock frequency




#### Figure 11-3. Operation Timing of Watch Timer/Interval Timer

## 11.3 Cautions

#### (1) Operation as watch timer

Some time is required before the first watch timer interrupt request (INTWT) is generated after operation is enabled (WTM.WTM1 and WTM.WTM0 bits = 11).

# Figure 11-4. Example of Generation of Watch Timer Interrupt Request (INTWT) (When Interrupt Period = 0.5 s)



#### (2) When watch timer and interval timer BRG operate simultaneously

When using the subclock as the count clock for the watch timer, the interval time of interval timer BRG can be set to any value. Changing the interval time does not affect the watch timer (before changing the interval time, stop operation).

When using the main clock as the count clock for the watch timer, set the interval time of interval timer BRG to approximately 65.536 kHz. Do not change this value.

#### (3) When interval timer BRG and interval timer WT operate simultaneously

When using the subclock as the count clock for interval timer WT, the interval times of interval timers BRG and WT can be set to any values. They can also be changed later (before changing the value, stop operation). When using the main clock as the count clock for interval timer WT, the interval time of interval timer BRG can be set to any value, but cannot be changed later (it can be changed only when interval timer WT stops operation). The interval time of interval timer WT can be set to  $\times 2^5$  to  $\times 2^{12}$  of the set value of interval timer BRG. It can also be changed later.

## (4) When watch timer and interval timer WT operate simultaneously

The interval time of interval timer WT can be set to a value between 488  $\mu$ s and 62.5 ms. It cannot be changed later.

Do not stop interval timer WT (clear (0) the WTM.WTM0 bit) while the watch timer is operating. If the WTM0 bit is set (1) after it had been cleared (0), the watch timer will have a discrepancy of up to 0.5 or 0.25 seconds.

#### (5) When watch timer, interval timer BRG, and interval timer WT operate simultaneously

When using the subclock as the count clock for the watch timer, the interval times of interval timers BRG and WT can be set to any values. The interval time of interval timer BRG can be changed later (before changing the value, stop operation).

When using the main clock as the count clock for the watch timer, set the interval time of interval timer BRG to approximately 65.536 kHz. It cannot be changed later. The interval time of interval timer WT can be set to a value between 488  $\mu$ s and 62.5 ms. It cannot be changed later.

Do not stop interval timer BRG (clear (0) the PRSM.BGCE bit) or interval timer WT (clear (0) the WTM.WTM0 bit) while the watch timer is operating.

# CHAPTER 12 WATCHDOG TIMER FUNCTIONS

# 12.1 Watchdog Timer 1


## 12.1.1 Functions

Watchdog timer 1 has the following operation modes.

- Watchdog timer
- Interval timer

The following functions are realized from the above-listed operation modes.

- Generation of non-maskable interrupt request signal (INTWDT1) upon overflow of watchdog timer 1<sup>Note</sup>
- · Generation of system reset signal (WDTRES1) upon overflow of watchdog timer 1
- Generation of maskable interrupt request signal (INTWDTM1) upon overflow of interval timer
- **Note** For non-maskable interrupt servicing due to non-maskable interrupt request signal (INTWDT1, INTWDT2), refer to **19.10 Cautions**.
- **Remark** Select whether to use watchdog timer 1 in the watchdog timer 1 mode or the interval timer mode with the WDTM1 register.



#### Figure 12-1. Block Diagram of Watchdog Timer 1

## 12.1.2 Configuration

Watchdog timer 1 includes the following hardware.

#### Table 12-1. Configuration of Watchdog Timer 1

Item	Configuration
Control register	Watchdog timer clock selection register (WDCS) Watchdog timer mode register 1 (WDTM1)

#### 12.1.3 Registers

The registers that control watchdog timer 1 are as follows.

- Watchdog timer clock selection register (WDCS)
- Watchdog timer mode register 1 (WDTM1)

# (1) Watchdog timer clock selection register (WDCS)

This register sets the overflow time of watchdog timer 1 and the interval timer. The WDCS register can be read or written in 8-bit or 1-bit units. Reset sets WDCS to 00H.

After reset: 00H R/W Address: FFFF6C1H 0 7 6 5 3 2 4 1 WDCS 0 0 0 0 0 WDCS2 WDCS1 WDCS0 WDCS2 WDCS1 WDCS0 Overflow time of watchdog timer 1/interval timer fxw 4 MHz 5 MHz 10 MHz 0 0 0 2<sup>13</sup>/fxw 2.048 ms 1.638 ms 0.819 ms 0 0 1 214/fxw 4.096 ms 3.277 ms 1.638 ms 0 215/fxw 1 0 6.554 ms 3.277 ms 8.192 ms 0 1 1 2<sup>16</sup>/fxw 6.554 ms 16.38 ms 13.11 ms 1 0 0 217/fxw 32.77 ms 26.21 ms 13.11 ms 0 1 1 218/fxw 65.54 ms 52.43 ms 26.2 ms 1 1 0 2<sup>19</sup>/fxw 52.43 ms 131.1 ms 104.9 ms 1 1 1 2<sup>21</sup>/fxw 524.3 ms 419.4 ms 209.7 ms **Remark** fxw = fx: Watchdog timer 1 clock frequency

# (2) Watchdog timer mode register 1 (WDTM1)

This register sets the watchdog timer 1 operation mode and enables/disables count operations. This register is a special register that can be written only in a special sequence (refer to **3.4.7 Special registers**).

The WDTM1 register can be read or written in 8-bit or 1-bit units. Reset sets WDTM1 to 00H.

# Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the WDTM1 register.

For details, refer to 3.4.8 (1) (b).

	After res	et: 00H	R/W	Address:	FFFFF6C2H	4			
		<7>	6	5	4	3	2	1	0
	WDTM1	RUN1	0	0	WDTM14	WDTM13	0	0	0
		RUN1		Selection	of operatio	n mode of w	atchdog t	imer 1 <sup>Note 1</sup>	
		0	Stop cour	nting					
		1	Clear cou	nter and st	tart counting	g			
		WDTM14	WDTM13	Selection	of operatio	n mode of w	vatchdog t	imer 1 <sup>Note 2</sup>	
		0	0		mer mode				
		0	1	Upon ov	erflow, mas	kable interru	upt INTWE	DTM1 is ge	nerated.)
		1	0		g timer mod erflow, non-	le 1 <sup>Note 3</sup> maskable in	terrupt IN	FWDT1 is g	generated.)
		1	1		g timer moo erflow, rese	le 2 et operation '	WDTRES	1 is started	.)
2. 3.	Once the F Therefore, Once the V can be clea For non-m refer to <b>19.</b>	when cou VDTM13 a tred only l askable in	nting is st and WDTI by reset. nterrupt s	arted, it c M14 bits	annot be s are set (to	stopped ex 1), they c	cept rese annot be	et. cleared (	. , ,

#### 12.1.4 Operation

#### (1) Operation as watchdog timer 1

Watchdog timer 1 operation to detect a program loop is selected by setting the WDTM1.WDTM14 bit to 1. The count clock (program loop detection time interval) of watchdog timer 1 can be selected using the WDCS.WDCS0 to WDCS.WDCS2 bits. The count operation is started by setting the WDTM1.RUN1 bit to 1. When, after the count operation is started, the RUN1 bit is again set to 1 within the set program loop detection time interval, watchdog timer 1 is cleared and the count operation starts again.

If the program loop detection time is exceeded without RUN1 bit being set to 1, reset signal (WDTRES1) through the value of the WDTM1.WDTM13 bit or a non-maskable interrupt request signal (INTWDT1) is generated.

The count operation of watchdog timer 1 stops in the STOP mode and IDLE mode. Set the RUN1 bit to 1 before the STOP mode or IDLE mode is entered in order to clear watchdog timer 1.

Because watchdog timer 1 operates in the HALT mode, make sure that an overflow will not occur during HALT.

# Cautions 1. When the subclock is selected for the CPU clock, the count operation of watchdog timer 1 is stopped (the value of watchdog timer 1 is maintained).

2. For non-maskable interrupt servicing due to the INTWDT1 signal, refer to 19.10 Cautions.

Clock	Program Loop Detection Time									
	fxw = 4 MHz	fxw = 5 MHz	fxw = 10 MHz							
2 <sup>13</sup> /fxw	2.048 ms	1.638 ms	0.819 ms							
2 <sup>14</sup> /fxw	4.096 ms	3.277 ms	1.683 ms							
2 <sup>15</sup> /fxw	8.192 ms	6.554 ms	3.277 ms							
2 <sup>16</sup> /fxw	16.38 ms	13.11 ms	6.554 ms							
2 <sup>17</sup> /fxw	32.77 ms	26.21 ms	13.11 ms							
2 <sup>18</sup> /fxw	65.54 ms	52.43 ms	26.21 ms							
2 <sup>19</sup> /fxw	131.1 ms	104.9 ms	52.43 ms							
2 <sup>21</sup> /fxw	524.3 ms	419.4 ms	209.7 ms							

Table 12-2. Program Loop Detection Time of Watchdog Timer 1

**Remark** fxw = fx: Watchdog timer 1 clock frequency

# (2) Operation as interval timer

Watchdog timer 1 can be made to operate as an interval timer that repeatedly generates interrupts using the count value set in advance as the interval, by clearing the WDTM1.WDTM14 bit to 0.

When watchdog timer 1 operates as an interval timer, the interrupt mask flag (WDTMK) and priority specification flags (WDTPR0 to WDTPR2) of the WDTIC register are valid and maskable interrupt request signals (INTWDTM1) can be generated. The default priority of the INTWDTM1 signal is set to the highest level among the maskable interrupt request signals.

The interval timer continues to operate in the HALT mode, but it stops operating in the STOP mode and the IDLE mode.

- Cautions 1. Once the WDTM14 bit is set to 1 (thereby selecting the watchdog timer 1 mode), the interval timer mode is not entered as long as reset is not performed.
  - 2. When the subclock is selected for the CPU clock, the count operation of the watchdog timer 1 stops (the value of the watchdog timer is maintained).

Clock	Interval Time										
	fxw = 4 MHz	fxw = 5 MHz	fxw = 10 MHz								
2 <sup>13</sup> /fxw	2.048 ms	1.638 ms	0.819 ms								
2 <sup>14</sup> /fxw	4.096 ms	3.277 ms	1.638 ms								
2 <sup>15</sup> /fxw	8.192 ms	6.554 ms	3.277 ms								
2 <sup>16</sup> /fxw	16.38 ms	13.11 ms	6.554 ms								
2 <sup>17</sup> /fxw	32.77 ms	26.21 ms	13.11 ms								
2 <sup>18</sup> /fxw	65.54 ms	52.43 ms	26.21 ms								
2 <sup>19</sup> /fxw	131.1 ms	104.9 ms	52.43 ms								
2 <sup>21</sup> /fxw	524.3 ms	419.4 ms	209.7 ms								

Table 12-3. Interval Time of Interval Timer


**Remark** fxw = fx: Watchdog timer 1 clock frequency

# 12.2 Watchdog Timer 2

# 12.2.1 Functions

Watchdog timer 2 has the following functions.

- Default start watchdog timer<sup>Note 1</sup>
  - $\rightarrow$  Reset mode: Reset operation upon overflow of watchdog timer 2 (generation of WDTRES2 signal)
  - → Non-maskable interrupt request mode: NMI operation upon overflow of watchdog timer 2 (generation of INTWDT2 signal)<sup>Note 2</sup>
- Input selectable from main clock and subclock as the source clock
  - Notes 1. Watchdog timer 2 automatically starts in the reset mode following reset release. When watchdog timer 2 is not used, either stop its operation before reset is executed through this function, or clear once watchdog timer 2 and stop it within the next interval time. Also, write to the WDTM2 register for verification purposes only once, even if the default settings (reset mode, interval time: fxx/2<sup>25</sup>) need not be changed.
    - 2. For non-maskable interrupt servicing due to a non-maskable interrupt request signal (INTWDT2), refer to 19.10 Cautions.



## Figure 12-2. Block Diagram of Watchdog Timer 2

## 12.2.2 Configuration

Watchdog timer 2 includes the following hardware.

#### Table 12-4. Configuration of Watchdog Timer 2

Item	Configuration
Control register	Watchdog timer mode register 2 (WDTM2)
	Watchdog timer enable register (WDTE)

#### 12.2.3 Registers


#### (1) Watchdog timer mode register 2 (WDTM2)

This register sets the overflow time and operation clock of watchdog timer 2.

The WDTM2 register can be read or written in 8-bit units. This register can be read any number of times, but it can be written only once following reset release. Reset sets WDTM2 to 67H.

# Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the WDTM2 register.

For details, refer to 3.4.8 (1) (b).




WDCS24	WDCS23	WDCS22	WDCS21	WDCS20	Selected Clock	fxx = 20 MHz fxx = 16 MHz		fxx = 10 MHz			
0	0	0	0	0	2 <sup>18</sup> /fxx	13.1 ms 16.4 ms		26.2 ms			
0	0	0	0	1	2 <sup>19</sup> /fxx	26.2 ms	32.8 ms	52.4 ms			
0	0	0	1	0	2 <sup>20</sup> /fxx	52.4 ms	65.5 ms	104.9 ms			
0	0	0	1	1	2 <sup>21</sup> /fxx	104.9 ms	131.1 ms	209.7 ms			
0	0	1	0	0	2 <sup>22</sup> /fxx	209.7 ms	262.1 ms	419.4 ms			
0	0	1	0	1	2 <sup>23</sup> /fxx	419.4 ms	524.3 ms	838.9 ms			
0	0	1	1	0	2 <sup>24</sup> /fxx	838.9 ms	1048.6 ms	1677.7 ms			
0	0	1	1	1	2 <sup>25</sup> /fxx	1677.7 ms	3355.4 ms				
0	1	0	0	0	2 <sup>9</sup> /fxT	15.625 ms (fxt =	= 32.768 kHz)				
0	1	0	0	1	2 <sup>10</sup> /fxT	31.25 ms (fx⊤ =	32.768 kHz)				
0	1	0	1	0	2 <sup>11</sup> /fxT	62.5 ms (fxt = 3	2.768 kHz)				
0	1	0	1	1	2 <sup>12</sup> /fxT	125 ms (fxt = 32	2.768 kHz)				
0	1	1	0	0	2 <sup>13</sup> /fxT	250 ms (fxr = 32	2.768 kHz)				
0	1	1	0	1	2 <sup>14</sup> /fxT	500 ms (fxr = 32	2.768 kHz)				
0	1	1	1	0	2 <sup>15</sup> /fxT	1000 ms (fx⊤ = 32.768 kHz)					
0	1	1	1	1	2 <sup>16</sup> /fxT	2000 ms (fxt = 3	32.768 kHz)				
1	×	×	×	×	Operation stopped						

#### Table 12-5. Watchdog Timer 2 Clock Selection

#### (2) Watchdog timer enable register (WDTE)

<R>

The counter of watchdog timer 2 is cleared and counting restarted by writing "ACH" to the WDTE register. The WDTE register can be read or written in 8-bit units. Reset sets WDTE to 9AH.



#### 12.2.4 Operation

Watchdog timer 2 automatically starts in the reset mode following reset release.

The WDTM2 register can be written to only once following reset through byte access. To use watchdog timer 2, write the operation mode and the interval time to the WDTM2 register using 8-bit memory manipulation instructions. After this is done, the operation of watchdog timer 2 cannot be stopped.

The watchdog timer 2 program loop detection time interval can be selected by the WDTM2.WDCS24 to WDTM2.WDCS20 bits. Writing ACH to the WDTE register clears the counter of watchdog timer 2 and starts the count operation again. After the count operation starts, write ACH to the WDTE register within the set program loop detection time interval.

If the program loop detection time is exceeded without ACH being written to the WDTE register, a reset signal (WDTRES2) or non-maskable interrupt request signal (INTWDT2) is generated depending on the set value of the WDTM2.WDM21 and WDTM2.WDM20 bits.

To not use watchdog timer 2, write 1FH to the WDTM2 register.

For non-maskable interrupt servicing when the non-maskable interrupt request mode is set, refer to **19.10** Cautions.

If the main clock is selected as the source clock of watchdog timer 2, the watchdog timer stops operation in the IDLE/STOP mode. Therefore, clear watchdog timer 2 by writing ACH to the WDTE register before the IDLE/STOP mode is set.

Because watchdog timer 2 operates in the HALT mode or when the subclock is selected as its source clock in the IDLE/STOP mode, exercise care that the timer does not overflow in the HALT mode.

# CHAPTER 13 REAL-TIME OUTPUT FUNCTION (RTO)

# 13.1 Function

The real-time output function (RTO) transfers preset data to the RTBL0 and RTBH0 registers, and then transfers this data with hardware to an external device via the real-time output latches, upon occurrence of a timer interrupt. The pins through which the data is output to an external device constitute a port called a real-time output port.

Because RTO can output signal without jitter, it is suitable for controlling a stepping motor.

In the V850ES/KF1, a 6-bit real-time output port channel is provided.

The real-time output port can be set in the port mode or real-time output port mode in 1-bit units. The block diagram of RTO is shown below.




Figure 13-1. Block Diagram of RTO

# 13.2 Configuration

RTO includes the following hardware.

# Table 13-1. Configuration of RTO

Item	Configuration
Registers	Real-time output buffer register 0 (RTBL0, RTBH0)
Control registers	Real-time output port mode register 0 (RTPM0) Real-time output port control register 0 (RTPC0)

## (1) Real-time output buffer register 0 (RTBL0, RTBH0)

RTBL0 and RTBH0 are 4-bit registers that hold output data in advance.


These registers are mapped to independent addresses in the peripheral I/O register area.

They can be read or written in 8-bit or 1-bit units.

If an operation mode of 4 bits  $\times$  1 channel or 2 bits  $\times$  1 channel is specified (RTPC0.BYTE0 bit = 0), data can be individually set to the RTBL0 and RTBH0 registers. The data of both these registers can be read at once by specifying the address of either of these registers.

If an operation mode of 6 bits  $\times$  1 channel is specified (BYTE0 bit = 1), 8-bit data can be set to both the RTBL0 and RTBH0 registers by writing the data to either of these registers. Moreover, the data of both these registers can be read at once by specifying the address of either of these registers.

Table 13-2 shows the operation when the RTBL0 and RTBH0 registers are manipulated.



#### Table 13-2. Operation During Manipulation of RTBL0 and RTBH0 Registers

Operation Mode	Register to Be	Re	ad	Write <sup>Note</sup>		
	Manipulated	Higher 4 Bits	Lower 4 Bits	Higher 4 Bits	Lower 4 Bits	
4 bits $\times$ 1 channel, 2 bits $\times$	RTBL0	RTBH0	RTBL0	Invalid	RTBL0	
1 channel	RTBH0	RTBH0	RTBL0	RTBH0	Invalid	
6 bits $\times$ 1 channel	RTBL0	RTBH0	RTBL0	RTBH0	RTBL0	
	RTBH0	RTBH0	RTBL0	RTBH0	RTBL0	

**Note** After setting the real-time output port, set output data to the RTBL0 and RTBH0 registers by the time a real-time output trigger is generated.

# 13.3 Registers

RTO is controlled using the following two types of registers.

- Real-time output port mode register 0 (RTPM0)
- Real-time output port control register 0 (RTPC0)

## (1) Real-time output port mode register 0 (RTPM0)

This register selects the real-time output port mode or port mode in 1-bit units. The RTPM0 register can be read or written in 8-bit or 1-bit units. Reset sets RTPM0 to 00H.

After res	set: 00H	R/W	Address: F	FFFF6E4H	ł				
	7	6	5	4	3	2	1	0	_
RTPM0	0	0	RTPM05	RTPM04	RTPM03	RTPM02	RTPM01	RTPM00	
	RTPM0m		Cont	rol of real-ti	me output	port (m = 0	to 5)		
	0	Real-time	e output dis	abled					
	1	Real-time	e output en	abled					
Caution	(RT PF( 2. By spe 3. If r (RT	P00 to F C5 regist enabling ecified as ecified as real-time	RTP05), so ers. g real-time s real-time s real-time output is	et them to the output e output of e output of s disable	o the rea operatic enabled   lisabled d d (RTPO	l-time ou on (RTPC perform r output 0. E0 bit =	tput port 0.RTPOE real-time 0), real-	with the to bit = 1 output, a time outp	to the pins PMC5 and 1), the bits and the bits but signals M0 register

# (2) Real-time output port control register 0 (RTPC0)

This register sets the operation mode and output trigger of the real-time output port.

The relationship between the operation mode and output trigger of the real-time output port is as shown in Table 13-3.

The RTPC0 register can be read or written in 8-bit or 1-bit units.

Reset sets RTPC0 to 00H.

After res	et: 00H	R/W	Address: I	FFFF6E5H					
	<7>	6	5	4	3	2	1	0	
RTPC0	RTPOE0	RTPEG0	BYTE0	EXTR0 <sup>Note 1</sup>	0	0	0	0	
									-
	RTPOE0		(	Control of real	-time out	put operatio	on		
	0	Disables o	peration <sup>N</sup>	ote 2					
	1	Enables o	peration						
	RTPEG0			Valid edge	of INTTN	1000 signal			
	0	Falling ed	ge <sup>Note 3</sup>						
	1	Rising edg	je						
									1
	BYTE0	S	pecificatio	n of channel	configura	ation for rea	I-time outp	out	
	0	4 bits $\times$ 1 o	channel, 2	bits $\times$ 1 chan	nel				
	1	6 bits $\times$ 1 o	channel						
	<ol> <li>When signal</li> <li>The I timer/</li> </ol>	n real-time ls (RTPOL NTTM000 event cou	e output JT00 to F signal is nter 00.	RTPOUT05) s output for	s disab all outp 1 clocl	ut 0. < of the c	ount cloc	k selected	-time output d with 16-bit
Caution		m the se E0 bit = 0	-	or the RTP	EG0, B	YTE0, an	d EXTR0	) bits only	y when the

# Table 13-3. Operation Modes and Output Triggers of Real-Time Output Port

BYTE0	EXTR0	Operation Mode	RTBH0 (RTP04, RTP05)	RTBL0 (RTP00 to RTP03)
0	0	4 bits $\times$ 1 channel,	INTTM51	INTTM50
	1	2 bits $\times$ 1 channel	INTTM50	INTTM000
1	0	6 bits $\times$ 1 channel	INTTM50	
	1		INTTM000	

# 13.4 Operation

If the real-time output operation is enabled by setting the RTPC0.RTPOE0 bit to 1, the data of the RTBH0 and RTBL0 registers is transferred to the real-time output latch in synchronization with the generation of the selected transfer trigger (set by the RTPC0.EXTR0 and RTPC0.BYTE0 bits). Of the transferred data, only the data of the bits specified as real-time output enabled by the RTPM0 register is output from bits RTPOUT00 to RTPOUT05. The bits specified as real-time output disabled by the RTPM0 register output 0.

If the real-time output operation is disabled by clearing the RTPOE0 bit to 0, the RTPOUT00 to RTPOUT05 signals output 0 regardless of the setting of the RTPM0 register.




Figure 13-2. Example of Operation Timing of RTO0 (When EXTR0 and BYTE0 Bits = 00)

**Remark** For the operation during standby, refer to **CHAPTER 21 STANDBY FUNCTION**.

## 13.5 Usage

- (1) Disable real-time output. Clear the RTPC0.RTPOE0 bit to 0.
- (2) Perform initialization as follows.
  - Specify the real-time output port mode or port mode in 1-bit units. Set the RTPM0 register.
  - Channel configuration: Select the trigger and valid edge. Set the RTPC0.EXTR0, RTPC0.BYTE0, and RTPC0.RTPEG0 bits.
  - Set the initial values to the RTBH0 and RTBL0 registers<sup>Note 1</sup>.
- (3) Enable real-time output. Set the RTPOE0 bit to 1.
- (4) Set the next output value to the RTBH0 and RTBL0 registers by the time the selected transfer trigger is generated<sup>Note 2</sup>.
- (5) Set the next real-time output value to the RTBH0 and RTBL0 registers through interrupt servicing corresponding to the selected trigger.
- **Notes 1.** If write to the RTBH0 and RTBL0 registers is performed when the RTPOE0 bit = 0, that value is transferred to real-time output latches 0H and 0L, respectively.
  - 2. Even if write is performed to the RTBH0 and RTBL0 registers when the RTPOE0 bit = 1, data transfer to real-time output latches 0H and 0L is not performed.
- Caution To reflect the real-time output signals (RTPOUT00 to RTPOUT05) to the pins, set the real-time output ports (RTP00 to RTP05) with the PMC5 and PFC5 registers.

# 13.6 Cautions

- (1) Prevent the following conflicts by software.
  - Conflict between real-time output disable/enable switching (RTPOE0 bit) and selected real-time output trigger
  - Conflict between write to the RTBH0 and RTBL0 registers in the real-time output enabled status and the selected real-time output trigger.
- (2) Before performing initialization, disable real-time output (RTPOE0 bit = 0).
- (3) Once real-time output has been disabled (RTPOE0 bit = 0), be sure to initialize the RTBH0 and RTBL0 registers before enabling real-time output again (RTPOE0 bit =  $0 \rightarrow 1$ ).

# **13.7 Security Function**


A circuit that sets the pin outputs to high impedance as a security function for when malfunctions of a stepping motor controlled by RTO occur is provided on chip. It forcibly resets the pins allocated to RTP00 to RTP05 via external interrupt INTP0 pin edge detection, placing them in the high-impedance state.

The ports (P50 to P55 pins) placed in high impedance by INTPO<sup>Note 1</sup> pin are initialized<sup>Note 2</sup>, so settings for these ports must be performed again.

Notes 1. Regardless of the port settings, P50 to P55 pins are all placed in high impedance via the INTP0 pin.

- 2. The bits that are initialized are all the bits corresponding to P50 to P55 pins of the following registers.
  - P5 register
  - PM5 register
  - PMC5 register
  - PU5 register
  - PFC5 register
  - PF5 register

The block diagram of the security function is shown below.



# Figure 13-3. Block Diagram of Security Function

This function is set with the PLLCTL.RTOST0 bit.

# (1) PLL control register (PLLCTL)

The PLLCTL register is an 8-bit register that controls the RTO security function and PLL. This register can be read or written in 8-bit or 1-bit units. Reset sets PLLCTL to 01H.

After re	set: 01H	R/W	Address: F	FFFF806H					
	7	6	5	4	3	<2>	<1>	<0>	
PLLCTL	0	0	0	0	0	RTOST0	SELPLL <sup>Note</sup>	PLLON <sup>Note</sup>	I
	RTOST0		Contr	ol of RTP00	to RTP0	5 security fu	Inction		
	0	INTP0 pin	is not use	d as trigger	for securi	ty function			
	1	INTP0 pin	is used as	trigger for s	security fu	Inction			I.
	FUNCTIOI ns 1. Be sel 2. To pla fur [Pr <1: <2: <3: 3. Be	N. fore outp ect the IN set aga cing the action. ocedure > Cancel RTOST > Set the > Set aga	outting a NTP0 pin in the p m in higl to set po the sec 0 bit to 0. RTOST0 ain as rea	value to interrupt ( orts (P50 n impedar rts again] urity func bit to 1 (c il-time out	the rea to P55 ace via tion an only if re put port	I-time out tection an pins) as the INTP0 d enable equired).	tput ports d then se real-tim pin, firs port set	s (RTP00 et the RT0 e output t cancel t ting by o	ENERATION to RTP05), DST0 bit. ports after the security clearing the

# CHAPTER 14 A/D CONVERTER

# 14.1 Function

The A/D converter converts analog input signals into digital values with a resolution of 10 bits and has an 8channel (ANI0 to ANI7) configuration.

The A/D converter has the following functions.

## (1) 10-bit resolution A/D conversion

1 analog input channel is selected from ANI0 to ANI7, and an A/D conversion operation with resolution of 10 bits is repeatedly executed. Every time A/D conversion is completed, an interrupt request signal (INTAD) is generated.

## (2) Power fail detection function

This is a function to detect low voltage in a battery. The results of A/D conversion (the value in the ADCRH register) and the PFT register are compared, and INTAD signal is generated only when the comparison conditions match.

# 14.2 Configuration

The A/D converter consists of the following hardware.




Figure 14-1. Block Diagram of A/D Converter

# Table 14-1. Registers of A/D Converter Used by Software

Item	Configuration
Registers	<ul> <li>A/D conversion result register (ADCR)</li> <li>A/D conversion result register H (ADCRH): Only higher 8 bits can be read</li> <li>Power fail comparison threshold register (PFT)</li> <li>A/D converter mode register (ADM)</li> <li>Analog input channel specification register (ADS)</li> <li>Power fail comparison mode register (PFM)</li> </ul>

#### (1) ANI0 to ANI7 pins

These are analog input pins for the 8 channels of the A/D converter. They are used to input analog signals to be converted into digital signals. Pins other than those selected as analog input by the ADS register can be used as input ports.

#### (2) Sample & hold circuit

The sample & hold circuit samples the analog input signals selected by the input circuit and sends the sampled data to the voltage comparator. This circuit holds the sampled analog input voltage during A/D conversion.

#### (3) Series resistor string

The series resistor string is connected between AVREF0 and AVss and generates a voltage for comparison with the analog input signal.

#### (4) Voltage comparator

The voltage comparator compares the value that is sampled and held with the output voltage of the series resistor string.

#### (5) Successive approximation register (SAR)

This register compares the sampled analog voltage value with the voltage value from the series resistor string, and converts the comparison result starting from the most significant bit (MSB).

When the least significant bit (LSB) has been converted to a digital value (end of A/D conversion), the contents of the SAR register are transferred to the ADCR register.

The SAR register cannot be read or written directly.

#### (6) A/D conversion result register (ADCR), A/D conversion result register H (ADCRH)

Each time A/D conversion ends, the conversion results are loaded from the successive approximation register and the results of A/D conversion are held in the higher 10 bits of this register (the lower 6 bits are fixed to 0).

#### (7) Controller

The controller compares the A/D conversion results (the value of the ADCRH register) with the value of the PFT register when A/D conversion ends or the power fail detection function is used. It generates INTAD signal only when the comparison conditions match.

#### (8) AVREFO pin

This is the analog power supply pin/reference voltage input pin of the A/D converter. Always use the same potential as the V<sub>DD</sub> pin even when not using the A/D converter.

The signals input to the ANI0 to ANI7 pins are converted into digital signals based on the voltage applied across AVREF0 and AVss.

#### (9) AVss pin

This is the ground potential pin of the A/D converter. Always use the same potential as the Vss pin even when not using the A/D converter.

#### (10) A/D converter mode register (ADM)

This register sets the conversion time of the analog input to be converted to a digital signal and the conversion operation start/stop.

# (11) Analog input channel specification register (ADS)

This register specifies the input port for the analog voltage to be converted to a digital signal.

#### (12) Power fail comparison mode register (PFM)

This register sets the power fail monitoring mode.

#### (13) Power fail comparison threshold register (PFT)

This register sets the threshold to be compared with the ADCR register.

# 14.3 Registers

The A/D converter is controlled by the following registers.

- A/D converter mode register (ADM)
- Analog input channel specification register (ADS)
- Power fail comparison mode register (PFM)
- Power fail comparison threshold register (PFT)
- A/D conversion result register, A/D conversion result register H (ADCR, ADCRH)

#### (1) A/D converter mode register (ADM)

<R>

This register sets the conversion time of the analog input signal to be converted into a digital signal as well as conversion start and stop.

The ADM register can be read or written in 8-bit or 1-bit units.

After reset, ADM is cleared to 00H.

	<7	>	6	5 4	4 3	2 1	< 0 >			
ADM	AD	CS	0	FR2 FF	R1 FR0	0 (	ADCS2			
	ADO	cs		Contro	Control of A/D conversion operation					
	0		Conve	rsion operation stop	oped					
	1		Conve	rsion operation ena	bled					
		<b>FD4</b>			Selection c	of conversion tim	e			
	FR2	FR1	FR0	Conversion time <sup>Note 1</sup>		fxx				
					20 MHz AV <sub>REF0</sub> ≥ 4.5 V	16 MHz AV <sub>REF0</sub> ≥ 4.0 V	10 MHz AV <sub>REF0</sub> ≥ 2.7 V			
	0	0	0	288/fxx	14.4 <i>μ</i> s	18.0 <i>μ</i> s	28.8 <i>µ</i> s			
	0	0	1	240/fxx	Setting prohibited	15.0 <i>μ</i> s	24.0 <i>µ</i> s			
	0	1	0	192/fxx	Setting prohibited	Setting prohibited	19.2 <i>μ</i> s			
	0	1	1	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited			
	1	0	0	144/fxx	Setting prohibited	Setting prohibited	14.4 <i>μ</i> s			
	1	0	1	120/fxx	Setting prohibited	Setting prohibited	Setting prohibited			
	1	1	0	96/fxx	Setting prohibited	Setting prohibited	Setting prohibited			
	1	1	1	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited			
	ADC	S2	Con	trol of reference vo	oltage generator for boosting operation <sup>Note 2</sup>					
	0		Refere	nce voltage genera	tor operation sto	opped				
	1		Refere	nce voltage genera	tor operation en	abled				

 $2.7 \text{ V} \le \text{AV}_{\text{REF0}} < 4.0 \text{ V}$ : 17 to 100  $\mu$ s

2. The operation of the reference voltage generator for boosting is controlled by the ADCS2 bit and it takes 17  $\mu$ s (14  $\mu$ s when AV<sub>REF0</sub>  $\geq$  4.0 V) after operation is started until it is stabilized. Therefore the ADCS bit is set to 1 (A/D conversion is started) at least 17  $\mu$ s (14  $\mu$ s when AV<sub>REF0</sub>  $\geq$  4.0 V) after if the ADCS2 bit was set to 1 (reference voltage generator for boosting is on), the first conversion result is valid.

# Cautions 1. Be sure to clear bits 6, 2, and 1 to "0".


- 2. In the  $\mu$ PD703211, 703211Y, 70F3210H, 70F3210HY, 70F3211H, and 70F3211HY, writing of the ADM register other than the ADCS bit is prohibited while the ADCS bit = 1. In V850ES/KF1 products other than the above, if the same value is written to the ADM register while the ADCS bit = 1, A/D conversion is stopped and restarted from the top again. Rewriting the FR2 to FR0 bits is prohibited while the ADCS bit = 1.
- When the main clock is stopped and the CPU is operating on the subclock, do not access the ADM register using an access method that causes a wait. For details, refer to 3.4.8 (1) (b).

**Remark** fxx: Main clock frequency

ADCS	ADCS2	A/D Conversion Operation
0	0	Stopped status (DC power consumption path does not exist)
0	1	Conversion standby mode (only the reference voltage generator for boosting consumes power)
1	0	Conversion mode (reference voltage generator stops operation <sup>Note</sup> )
1	1	Conversion mode (reference voltage generator is operating)

# Table 14-2. Setting of ADCS Bit and ADCS2 Bit

**Note** The data obtained by the first conversion must not be used.



## Figure 14-2. Operation Sequence

# (2) Analog input channel specification register (ADS)

This register specifies the analog voltage input port for A/D conversion. The ADS register can be read or written in 8-bit units. After reset, ADS is cleared to 00H.

7         6         5         4         3         2         1           ADS         0         0         0         0         0         ADS2         ADS1         A           ADS2         ADS1         ADS0         Specification of analog input channel         0         0         0         ANIO         0         0         1         ANI1
ADS2       ADS1       ADS0       Specification of analog input channel         0       0       0       ANI0
0 0 0 ANIO
0 0 0 ANIO
0 1 0 ANI2
0 1 1 ANI3
1 0 0 ANI4
1 0 1 ANI5
1 1 0 ANI6
1 1 1 ANI7

<R>

# (3) A/D conversion result register, A/D conversion result register H (ADCR, ADCRH)

The ADCR and ADCRH registers store the A/D conversion results.

These registers are read-only in 16-bit or 8-bit units. However, specify the ADCR register for 16-bit access, and the ADCRH register for 8-bit access. In the ADCR register, the 10 bits of conversion results are read in the higher 10 bits and 0 is read in the lower 6 bits. In the ADCRH register, the higher 8 bits of the conversion results are read.

After reset, these registers are undefined.

After re	set: Undef	ined R	Addres	s: FFFFF2	204H				
	15 14			98	7 6	5 4	3 2	1 0	I
ADCR	AD9 AD8	AD7 AD6	AD5 AD4	AD3 AD2	AD1 AD0	0 0	0 0	0 0	
After re	set: Undefi	ined R 6	Addres	s: FFFFF2 4	205H 3	2	1	0	
ADCRH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	Caution	subcloc	sk, do no	ot acces		OCR and	ADCRH	register	ing on the s using an 1) (b).

The following shows the relationship between the analog input voltage input to the analog input pins (ANI0 to ANI7) and A/D conversion results (ADCR register).

SAR = INT 
$$\left(\frac{V_{IN}}{AV_{REF0}} \times 1024 + 0.5\right)$$
  
ADCR<sup>Note</sup> = SAR × 64

Or,

$$\begin{split} (SAR - 0.5) \times & \frac{AV_{\mathsf{REF0}}}{1024} \leq \mathsf{V}_{\mathsf{IN}} < (SAR + 0.5) \times & \frac{AV_{\mathsf{REF0}}}{1024} \\ \\ \mathsf{INT}(): & \mathsf{Function that returns the integer part of the value in parentheses} \\ \\ \mathsf{V}_{\mathsf{IN}}: & \mathsf{Analog input voltage} \\ \\ \mathsf{AV}_{\mathsf{REF0}}: & \mathsf{Voltage of } \mathsf{AV}_{\mathsf{REF0}} \mathsf{pin} \\ \\ \mathsf{ADCR}: & \mathsf{Value in the } \mathsf{ADCR register} \end{split}$$

Note The lower 6 bits of the ADCR register are fixed to 0.

The following shows the relationship between the analog input voltage and A/D conversion results.




Figure 14-3. Relationship Between Analog Input Voltage and A/D Conversion Results


#### (4) Power fail compare mode register (PFM)

This register sets the power fail monitoring mode.

The PFM register compares the value in the PFT register with the value of the ADCRH register.

The PFM register can be read or written in 8-bit or 1-bit units.

After reset, PFM is cleared to 00H.



# (5) Power fail compare threshold register (PFT)

The PFT register sets the comparison value in the power fail compare mode.

The 8-bit data set in the PFT register is compared with the value of the ADCRH register.

The PFT register can be read or written in 8-bit units.

After reset, PFT is cleared to 00H.

	After re	set: 00H	R/W	Address: Fl	FFFF203H						
		7	6	5	4	3	2	1	0		
	PFT										
<r></r>			subo caus 2. Writ (ADI	clock, do ses a wait ing to the	not acces . For deta e PFT re bit = 1)	ss the PF ails, refer gister is (only in	T registe to 3.4.8 ( prohibite the μΡ	r using a 1) (b). ed during	n access g the A/I	rating on t method tl D conversi Y, 70F3210	hat ion

#### 14.4 Operation

#### 14.4.1 Basic operation

- <1> Select the channel whose analog signal is to be converted into a digital signal using the ADS register.
- <2> Set (1) the ADM.ADCS2 bit and wait 17  $\mu$ s (14  $\mu$ s when AVREF0  $\geq$  4.0 V) or longer.
- <3> Set the ADM.ADCS bit to 1 to start A/D conversion. (Steps <4> to <10> are executed by hardware.)
- <4> The sample & hold circuit samples the voltage input to the selected analog input channel.
- <5> After sampling for a specific time, the sample & hold circuit enters the hold status and holds the input analog voltage until it has been converted into a digital signal.
- <6> Set bit 9 of the successive approximation register (SAR). The tap selector sets the voltage tap of the series resistor string to (1/2) × AV<sub>REF0</sub>.
- <7> The voltage comparator compares the voltage difference between the voltage tap of the series resistor string and the analog input voltage. If the analog input voltage is greater than (1/2) × AVREF0, the MSB of the SAR register remains set. If the analog input voltage is less than (1/2) × AVREF0, the MSB is reset.
- <8> Next, bit 8 of the SAR register is automatically set and the next comparison starts. Depending on the value of bit 9 to which the result of the preceding comparison has been set, the voltage tap of the series resistor string is selected as follows.
  - Bit 9 = 1: (3/4) × AVREF0
  - Bit 9 = 0: (1/4) × AVREF0

The analog input voltage is compared with one of these voltage taps and bit 8 of the SAR register is manipulated as follows depending on the result of the comparison.

Analog input voltage  $\geq$  voltage tap: Bit 8 = 1

Analog input voltage  $\leq$  voltage tap: Bit 8 = 0

<9> The above steps are repeated until bit 0 of the SAR register has been manipulated.

- <10> When comparison of all 10 bits of the SAR register has been completed, the valid digital value remains in the SAR register, and the value of the SAR register is transferred and latched to the ADCR register. At the same time, an A/D conversion end interrupt request signal (INTAD) is generated.
- <11> Repeat steps <4> to <10> until the ADCS bit is cleared to 0.

For another A/D conversion, start at <3>. However, when operating the A/D converter with the ADCS2 bit cleared to 0, start at <2>.

## 14.4.2 A/D conversion operation

- Setting the ADM.ADCS bit to 1 starts conversion of the signal input to the channel specified by the ADS register. Upon completion of the conversion, the conversion result is stored in the ADCR register and a new conversion starts.
- <R>
- The writing operation to the ADM, ADS, PFT, and PFM registers during A/D conversion operation differs depending on the products, as shown below.

μΡD703211, 703211Υ, 70F3210H,	Writing to the ADM, ADS, PFT, and PFM registers during A/D conversion is				
70F3210HY, 70F3211H, 70F3211HY	prohibited.				
μPD703208, 703208Υ, 703209, 703209Υ,	Writing to the ADM, ADS, PFT, and PFM registers during A/D conversion is				
703210, 703210Y, 70F3210, 70F3210Y	enabled, however A/D conversion is stopped and restarted from the top again.				


- If the ADCS bit is cleared to 0 during conversion, conversion is interrupted and the conversion operation is stopped.
- For whether or not the conversion end interrupt request signal (INTAD) is generated, refer to 14.4.3.

# 14.4.3 Power fail monitoring function

The conversion end interrupt request signal (INTAD) can be controlled as follows using the PFM and PFT registers.

- If the PFM.PFEN bit = 0, the INTAD signal is generated each time conversion ends.
- If the PFEN bit = 1 and the PFM.PFCM bit = 0, the conversion result and the value of the PFT register are compared when conversion ends, and the INTAD signal is output only if ADCRH ≥ PFT.
- If the PFEN and PFCM bits = 1, the conversion result and the value of the PFT register are compared when conversion ends and the INTAD signal is output only if ADCRH < PFT.
- Because, when the PFEN bit = 1, the conversion result is overwritten after the INTAD signal has been output, unless the conversion result is read by the time the next conversion ends, in some cases it may appear as if the actual operation differs from the operation described above (refer to **Figure 14-4**).





#### 14.4.4 Setting procedure

The following describes how to set registers.

- When using the A/D converter for A/D conversion
  - <1> Set (1) the ADM.ADCS2 bit.
  - <2> Select the channel and conversion time by setting the ADS.ADS2 to ADS.ADS0 bits and the ADM.FR2 to ADM.FR0 bits.
  - <3> Set (1) the ADM.ADCS bit.
  - <4> Transfer the A/D conversion data to the ADCR register.
  - <5> An interrupt request signal (INTAD) is generated.

#### <Changing the channel>

- <6> Change the channel by setting the ADS2 to ADS0 bits.
- <7> Transfer the A/D conversion data to the ADCR register.
- <8> An interrupt request signal (INTAD) is generated.
- <Ending A/D conversion>
  - <9> Clear (0) the ADCS bit.
  - <10> Clear (0) the ADCS2 bit.
  - Cautions 1. The time taken from <1> to <3> must be 17  $\mu$ s (14  $\mu$ s when AV<sub>REF0</sub> ≥ 4.0 V) or longer.
    - 2. Steps <1> and <2> may be reversed.
    - 3. Step <1> may be omitted. However, if omitted, do not use the first conversion result after <3>.
    - 4. The time taken from <4> to <7> is different from the conversion time set by the FR2 to FR0 bits.

The time taken for <6> and <7> is the conversion time set by the FR2 to FR0 bits.

- When using the A/D converter for the power fail function
  - <1> Set (1) the PFM.PFEN bit.
  - <2> Set the power fail comparison conditions by using the PFM.PFCM bit.
  - <3> Set (1) the ADM.ADCS2 bit.
  - <4> Select the channel and conversion time by setting the ADS.ADS2 to ADS.ADS0 bits and the ADM.FR2 to ADM.FR0 bits.
  - <5> Set the threshold value in the PFT register.
  - <6> Set (1) the ADM.ADCS bit.
  - <7> Transfer the A/D conversion data to the ADCR register.
  - <8> Compare the ADCR register with the PFT register. An interrupt request signal (INTAD) is generated when the conditions match.
- <Changing the channel>
  - <9> Change the channel by setting the ADS2 to ADS0 bits.
  - <10> Transfer the A/D conversion data to the ADCR register.
  - <11> The ADCR register is compared with the PFT register. When the conditions match, an INTAD signal is generated.
- <Ending A/D conversion>
  - <12> Clear (0) the ADCS bit.
  - <13> Clear (0) the ADCS2 bit.

# 14.5 Cautions


<R>

#### (1) Power consumption in standby mode

The operation of the A/D converter stops in the standby mode. At this time, the power consumption can be reduced by stopping the conversion operation (the ADM.ADCS bit = 0) or stopping the reference voltage circuit (the ADM.ADCS2 bit = 0).

Figure 14-5 shows an example of how to reduce the power consumption in the standby mode.

#### Figure 14-5. Example of How to Reduce Power Consumption in Standby Mode



# (2) Input range of ANI0 to ANI7 pins


Use the A/D converter with the ANI0 to ANI7 pin input voltages within the specified range. If a voltage of AVREF0 or higher or AVss or lower (even if within the absolute maximum ratings) is input to these pins, the conversion value of the channel is undefined. Also, this may affect the conversion value of other channels.

#### (3) Conflicting operations

- (a) Conflict between writing to the ADCR register and reading from ADCR register upon the end of conversion
   Reading the ADCR register takes precedence. After the register has been read, a new conversion result is written to the ADCR register.
- (b) Conflict between writing to the ADCR register and writing to the ADM register or writing to the ADS register upon the end of conversion
   Writing to the ADM register or ADS register takes precedence. The ADCR register is not written, and neither is the conversion end interrupt request signal (INTAD) generated.

## (4) Measures against noise

To keep a resolution of 10 bits, be aware of noise on the AVREF0 and ANI0 to ANI7 pins. The higher the output impedance of the analog input source, the greater the effect of noise. Therefore, it is recommended to connect external capacitors as shown in Figure 14-6 to reduce noise.



#### Figure 14-6. Handling of Analog Input Pins

#### (5) ANI0/P70 to ANI7/P77 pins

The analog input pins (ANI0 to ANI7) function alternately as input port pins (P70 to P77).

When performing A/D conversion by selecting any of the ANI0 to ANI7 pins, do not execute an input instruction to port 7 during conversion. This may decrease the conversion resolution.

If digital pulses are applied to the pin adjacent to the pin subject to A/D conversion, the value of the A/D conversion may differ from the expected value because of coupling noise. Therefore, do not apply pulses to the pin adjacent to the pin subject to A/D conversion.

#### (6) Input impedance of AVREFO pin

A series resistor string of tens of  $k\Omega$  is connected between the AV<sub>REF0</sub> pin and AV<sub>SS</sub> pin.

Therefore, if the output impedance of the reference voltage source is high, this will result in a series connection to the series resistor string between the AV<sub>REF0</sub> pin and AV<sub>SS</sub> pin, resulting in a large reference voltage error.


# (7) Interrupt request flag (ADIC.ADIF bit)

Even when the ADS register is changed, the ADIF bit is not cleared (0).

Therefore, if the analog input pin is changed during A/D conversion, the ADIF bit may be set (1) because A/D conversion of the previous analog input pin ends immediately before the ADS register is rewritten. In a such case, note that if the ADIF bit is read immediately after the ADS register has been rewritten, the ADIF bit is set (1) even though A/D conversion of the analog input pin after the change has not been completed.

When stopping A/D conversion once and resuming it, clear the ADIF bit (0) before resuming A/D conversion.





#### (8) Conversion results immediately after A/D conversion start

If the ADM.ADCS bit is set to 1 within 17  $\mu$ s (14  $\mu$ s when AVREF0  $\geq$  4.0 V) after the ADM.ADCS2 bit has been set to 1, or if the ADCS bit is set to 1 with the ADCS2 bit cleared to 0, the converted value immediately after the A/D conversion operation has started may not satisfy the rating. Take appropriate measures such as polling the A/D conversion end interrupt request signal (INTAD) and discarding the first conversion result.


# (9) Reading A/D conversion result register (ADCR)

When the ADM or ADS register has been written, the contents of the ADCR register may become undefined. When the conversion operation is complete, read the conversion results before writing to the ADM or ADS register. A correct conversion result may not be able to be read at a timing other than the above. When the CPU is operating on the subclock and main clock oscillation (fx) is stopped, do not read the ADCR register.

#### (10) A/D converter sampling time and A/D conversion start delay time

The A/D converter sampling time differs depending on the set value of the ADM register. A delay time exists until actual sampling is started after A/D converter operation is enabled.

When using a set in which the A/D conversion time must be strictly observed, care is required for the contents shown in Figure 14-8 and Table 14-3.





# Table 14-3. A/D Converter Sampling Time and A/D Conversion Start Delay Time (ADM Register Set Value)

FR2	FR1	FR0	Conversion Time	Sampling Time	A/D C	onversion S	Start Delay 1	ime <sup>Note 1</sup>
					No	ote 2	No	te 3
					MIN.	MAX.	MIN.	MAX.
0	0	0	288/fxx	40/fxx	32/fxx	36/fxx	11/fxx	12/fxx
0	0	1	240/fxx	32/fxx	28/fxx	32/fxx	11/fxx	12/fxx
0	1	0	192/fxx	24/fxx	24/fxx	28/fxx	10/fxx	11/fxx
1	0	0	144/fxx	20/fxx	16/fxx	18/fxx	9/fxx	10/fxx
1	0	1	120/fxx	16/fxx	14/fxx	16/fxx	9/fxx	10/fxx
1	1	0	96/f×x	12/fxx	12/fxx	14/fxx	11/fxx	12/fxx
Other than above			Setting prohibited	-	-	-	-	-


Notes 1. The A/D conversion start delay time is the time after the wait period. For the wait function, refer to 3.4.8 (1) (b) Access to special on-chip peripheral I/O register.

- **2.** μPD703208, 703208Y, 703209, 703209Y, 703210, 703210Y, 70F3210, 70F3210Y
- **3.** μPD703211, 703211Y, 70F3210H, 70F3210HY, 70F3211H, 70F3211HY

**Remark** fxx: Main clock frequency

#### (11) Internal equivalent circuit

The following shows the equivalent circuit of the analog input block.



#### Figure 14-9. Internal Equivalent Circuit of ANIn Pin

#### <R> (12) Variation of A/D conversion results

The results of the A/D conversion may vary depending on the fluctuation of the supply voltage, or may be affected by noise. To reduce the variation, take counteractive measures with the program such as averaging the A/D conversion results.

#### <R> (13) A/D conversion result hysteresis characteristics

The successive approximation type A/D converter holds the analog input voltage in the internal sample & hold capacitor and then performs A/D conversion. After the A/D conversion has finished, the analog input voltage remains in the internal sample & hold capacitor. As a result, the following phenomena may occur.

- When the same channel is used for A/D conversions, if the voltage is higher or lower than the previous A/D conversion, then hysteresis characteristics may appear where the conversion result is affected by the previous value. Thus, even if the conversion is performed at the same potential, the result may vary.
- When switching the analog input channel, hysteresis characteristics may appear where the conversion result is affected by the previous channel value. This is because one A/D converter is used for the A/D conversions. Thus, even if the conversion is performed at the same potential, the result may vary.

Therefore, to obtain more accurate conversion result, perform A/D conversion twice successively for the same channel, and discard the first conversion result.

# (14) Writing to register during A/D conversion

<R>

The writing operation to the ADM, ADS, PFT, and PFM registers during A/D conversion (ADM.ADCS = 1) differs depending on the products, as shown below.

μPD703211, 703211Υ, 70F3210H, 70F3210HY, 70F3211H, 70F3211HY	Writing to the ADM, ADS, PFT, and PFM registers during A/D conversion is prohibited.						
μPD703208, 703208Y, 703209, 703209Y, 703210, 703210Y, 70F3210, 70F3210Y	Writing to the ADM, ADS, PFT, and PFM registers during A/D conversion is enabled, however A/D conversion is stopped and restarted from the top again.						

#### 14.6 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

#### (1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1 LSB (Least Significant Bit). The percentage of 1 LSB with respect to the full scale is expressed by %FSR (Full Scale Range). %FSR indicates the ratio of analog input voltage that can be converted as a percentage, and is always represented by the following formula regardless of the resolution.

- 1 %FSR = (Max. value of analog input voltage that can be converted Min. value of analog input voltage that can be converted)/100
  - $= (AV_{REF0} 0)/100$
  - = AVREF0/100

1 LSB is as follows when the resolution is 10 bits.

 $1 \text{ LSB} = 1/2^{10} = 1/1024$ 


= 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

#### (2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, linearity error and errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.




#### Figure 14-10. Overall Error

# (3) Quantization error

When analog values are converted to digital values, a  $\pm 1/2$  LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of  $\pm 1/2$  LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.


#### Figure 14-11. Quantization Error



# (4) Zero-scale error


This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2 LSB) when the digital output changes from 0.....000 to 0.....001.

Figure 14-12. Zero-Scale Error



# (5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (full scale -3/2 LSB) when the digital output changes from 1.....110 to 1.....111.




#### Figure 14-13. Full-Scale Error

# (6) Differential linearity error

While the ideal width of code output is 1 LSB, this indicates the difference between the actual measurement value and the ideal value. This indicates the basic characteristics of the A/D conversion when the voltage applied to the analog input pins of the same channel is consistently increased bit by bit from AVss to AVREFO. When the input voltage is increased or decreased, or when two or more channels are used, refer to **14.6 (2) Overall error**.






# (7) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.





#### (8) Conversion time


This expresses the time from when the analog input voltage was applied to the time when the digital output was obtained.

The sampling time is included in the conversion time in the characteristics table.

#### (9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.

#### Figure 14-16. Sampling Time



# CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE (UART)

In the V850ES/KF1, two channels of asynchronous serial interface (UART) are provided.

# 15.1 Features

- Maximum transfer speed: 312.5 kbps
- Full-duplex communications On-chip RXBn register On-chip TXBn register
- Two-pin configuration<sup>Note</sup> TXDn: Transmit data output pin RXDn: Receive data input pin
- Reception error detection functions
  - Parity error
  - Framing error
  - Overrun error
- Interrupt sources: 3 types
  - Reception error interrupt request signal (INTSREn):
  - Reception completion interrupt request signal (INTSRn):
  - Transmission completion interrupt request signal (INTSTn):

Interrupt is generated according to the logical OR of the three types of reception errors Interrupt is generated when receive data is transferred from the receive shift register to the RXBn register after serial transfer is completed during a reception enabled state Interrupt is generated when the serial transmission of transmit data (8 or 7 bits) from the transmit shift register is completed

- Character length: 7 or 8 bits
- Parity functions: Odd, even, 0, or none
- Transmission stop bits: 1 or 2 bits
- On-chip dedicated baud rate generator

Note The ASCK0 pin (external clock input) is available only for UART0.

# 15.2 Configuration

Table 15-1.	Configuration of UARTn
-------------	------------------------

Item	Configuration
Registers	Receive buffer register n (RXBn) Transmit buffer register n (TXBn) Receive shift register Transmit shift register Asynchronous serial interface mode register n (ASIMM) Asynchronous serial interface status register n (ASISn) Asynchronous serial interface transmit status register n (ASIFn)
Other	Reception control parity check Addition of transmission control parity

**Remark** n = 0, 1

Figure 15-1 shows the configuration of UARTn.

## (1) Asynchronous serial interface mode register n (ASIMn)

The ASIMn register is an 8-bit register for specifying the operation of UARTn.

# (2) Asynchronous serial interface status register n (ASISn)

The ASISn register consists of a set of flags that indicate the error contents when a reception error occurs. The various reception error flags are set (1) when a reception error occurs and are cleared (0) when the ASISn register is read.

## (3) Asynchronous serial interface transmit status register n (ASIFn)

The ASIFn register is an 8-bit register that indicates the status when a transmit operation is performed. This register consists of a transmit buffer data flag, which indicates the hold status of the TXBn register data, and the transmit shift register data flag, which indicates whether transmission is in progress.

## (4) Reception control parity check

The receive operation is controlled according to the contents set in the ASIMn register. A check for parity errors is also performed during a receive operation, and if an error is detected, a value corresponding to the error contents is set in the ASISn register.

## (5) Receive shift register

This is a shift register that converts the serial data that was input to the RXDn pin to parallel data. One byte of data is received, and if a stop bit is detected, the receive data is transferred to the RXBn register. This register cannot be directly manipulated.

# (6) Receive buffer register n (RXBn)

The RXBn register is an 8-bit buffer register for holding receive data. When 7 characters are received, 0 is stored in the MSB.

During a reception enabled state, receive data is transferred from the receive shift register to the RXBn register, synchronized with the end of the shift-in processing of one frame.

Also, the reception completion interrupt request signal (INTSRn) is generated by the transfer of data to the RXBn register.

# (7) Transmit shift register

This is a shift register that converts the parallel data that was transferred from the TXBn register to serial data. When one byte of data is transferred from the TXBn register, the shift register data is output from the TXDn pin.

The transmission completion interrupt request signal (INTSTn) is generated synchronized with the completion of transmission of one frame.


This register cannot be directly manipulated.

# (8) Transmit buffer register n (TXBn)

The TXBn register is an 8-bit buffer for transmit data. A transmit operation is started by writing transmit data to the TXBn register.

## (9) Addition of transmission control parity

A transmit operation is controlled by adding a start bit, parity bit, or stop bit to the data that is written to the TXBn register, according to the contents that were set in the ASIMn register.



#### Figure 15-1. Block Diagram of UARTn

# 15.3 Registers

# (1) Asynchronous serial interface mode register n (ASIMn)

The ASIMn register is an 8-bit register that controls the UARTn transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 01H.

- Cautions 1. When using UARTn, be sure to set the external pins related to UARTn functions to the control made before setting the CKSRn and BRGCn registers, and then set the UARTEn bit to 1. Then set the other bits.
  - 2. Set the UARTEn and RXEn bits to 1 while a high level is input to the RXDn pin. If these bits are set to 1 while a low level is input to the RXDn pin, reception will be started.

		<7>	<6>	<5>	4	3	2	1	0	_
	ASIMn	UARTEn	TXEn	RXEn	PSn1	PSn0	CLn	SLn	ISRMn	
	(n = 0, 1)	_	_							
UARTEn	T			C	ontrol of op	perating clo	ck			
0	Stop cloc	k supply to	UARTn.							
1	Supply cl	ock to UAR	Гn.							
<ul> <li>If the U</li> </ul>	JARTEn bit	is cleared to	o 0, UART	n is asynch	nronously r	eset <sup>Note</sup> .				
	If the UARTEn bit is cleared to 0, UARTn is asynchronously reset <sup>№te</sup> . If the UARTEn bit = 0, UARTn is reset. To operate UARTn, first set the UARTEn bit to 1.									
<ul> <li>If the l</li> </ul>	JARTEn bi	t = 0, UARTr it is cleared re-set the re	from 1 to	0, all the r	-				the UART	En bit to
<ul> <li>If the U again,</li> <li>The output</li> </ul>	JARTEn bi be sure to	it is cleared	from 1 to egisters of	0, all the r UARTn. en transmis	registers of	f UARTn ar abled, rega	re initialize	d. To set		
<ul> <li>If the L again,</li> <li>The outpoint</li> <li>TXEn</li> </ul>	JARTEn bi be sure to ut of the T>	it is cleared re-set the re XDn pin goe	from 1 to egisters of s high whe	0, all the r UARTn. en transmis	registers of	f UARTn ar	re initialize	d. To set		
<ul> <li>If the Uagain,</li> <li>The output</li> <li>TXEn</li> <li>0</li> </ul>	JARTEn bi be sure to ut of the T> Disable tr	it is cleared re-set the re XDn pin goe ransmission	from 1 to egisters of s high whe	0, all the r UARTn. en transmis	registers of	f UARTn ar abled, rega	re initialize	d. To set		
<ul> <li>If the U again,</li> <li>The output</li> <li>TXEn</li> <li>0</li> <li>1</li> </ul>	JARTEn bi be sure to ut of the T> Disable tr Enable tr	it is cleared re-set the re XDn pin goe	from 1 to egisters of s high whe	0, all the r UARTn. en transmis Tra	sion is disa	f UARTn ar abled, regar enable/disa	re initialize	d. To set	of the UAR	TEn bit.

(2/2)

RXEn	Reception enable/disable
0	Disable reception <sup>Note</sup>
1	Enable reception
	PRXEn bit to 1 after setting the UARTEn bit to 1 at startup. Clear the UARTEn bit to 0 after clearing the bit to 0 to stop.
	alize the reception unit status, clear (0) the RXEn bit, and after letting 2 Clock cycles (base clock) elapse

set (1) the RXEn bit again. If the RXEn bit is not set again, initialization may not be successful. (For details about the base clock, refer to **15.6.1 (1) Base clock**.)

PSn1	PSn0	Transmit operation	Receive operation
0	0	Don't output parity bit	Receive with no parity
0	1	Output 0 parity	Receive as 0 parity
1	0	Output odd parity	Judge as odd parity
1	1	Output even parity	Judge as even parity
<ul> <li>To over</li> </ul>	erwrite the	PSn1 and PSn0 bits, first clear (0) the TXEn and	RXEn bits.

If "0 parity" is selected for reception, no parity judgment is performed. Therefore, no error interrupt is generated

because the ASISn.PEn bit is not set.

CLn	Specification of character length of 1 frame of transmit/receive data
0	7 bits
1	8 bits
<ul> <li>To over</li> </ul>	erwrite the CLn bit, first clear (0) the TXEn and RXEn bits.

SLn	Specification of stop bit length of transmit data
0	1 bit
1	2 bits
• To ove	erwrite the SLn bit, first clear (0) the TXEn bit.

• Since reception is always done with a stop bit length of 1, the SLn bit setting does not affect receive operations.

ISRMn	Enable/disable of generation of reception completion interrupt request signals when an error occurs
0	Generate a reception error interrupt request signal (INTSREn) as an interrupt when an error occurs. In this case, no reception completion interrupt request signal (INTSRn) is generated.
1	Generate a reception completion interrupt request signal (INTSRn) as an interrupt when an error occurs. In this case, no reception error interrupt request signal (INTSREn) is generated.
• To ove	erwrite the ISRMn bit, first clear (0) the RXEn bit.

**Note** When reception is disabled, the receive shift register does not detect a start bit. No shift-in processing or transfer processing to the RXBn register is performed, and the contents of the RXBn register are retained.

When reception is enabled, the receive shift operation starts, synchronized with the detection of the start bit, and when the reception of one frame is completed, the contents of the receive shift register are transferred to the RXBn register. A reception completion interrupt request signal (INTSRn) is also generated in synchronization with the transfer to the RXBn register.

# (2) Asynchronous serial interface status register n (ASISn)

The ASISn register, which consists of 3 error flag bits (PEn, FEn and OVEn), indicates the error status when UARTn reception is complete.

The ASISn register is cleared to 00H by a read operation. When a reception error occurs, the RXBn register should be read and the error flag should be cleared after the ASISn register is read.

This register is read-only in 8-bit units.

Reset sets this register to 00H.

- Cautions 1. When the ASIMn.UARTEn bit or ASIMn.RXEn bit is cleared to 0, or when the ASISn register is read, the PEn, FEn, and OVEn bits are cleared (0).
  - 2. Operation using a bit manipulation instruction is prohibited.
  - 3. When the main clock is stopped and the CPU is operating on the subclock, do not access the ASISn register.

For details, refer to 3.4.8 (1) (b).

	_	7	6	5	4	3	2	1	0		
	ASISn	0	0	0	0	0	PEn	FEn	OVEn		
	(n = 0, 1)										
PEn				Status	flag indica	ting a parit	y error				
0	When the	UARTEn c	or RXEn bit	is cleared	to 0, or afte	er the ASIS	Sn register	nas been r	read		
1	When rec	eption was	completed	l, the receiv	e data par	ity did not r	match the p	arity bit			
<ul> <li>The op</li> </ul>	peration of th	ne PEn bit (	differs acco	ording to the	e settings c	f the ASIM	In.PSn1 an	d ASIMn.F	PSn0 bits.		
FEn				Status	flag indica	ting framin	g error				
	When the UARTEn or RXEn bit is cleared to 0, or after the ASISn register has been read										
0	When the	UARIEnc	When reception was completed, no stop bit was detected								
0 1			completed	l, no stop bi	t was dete	cted					
1		eption was	•				top bit leng	ıth.			
1	When rec	eption was	•				top bit leng	ıth.			
1	When rec	eption was	•	oit is checke	ed regardle			th.			
1 • For rec	When reco	eption was top bits, on	ly the first l	oit is checke	ed regardle ag indicatii	ess of the s	run error		read.		
1 • For red OVEn	When reco	eption was top bits, on UARTEn c	ly the first l	oit is checke Status fl	ed regardle ag indicatii to 0, or afte	ess of the s ng an over er the ASIS	run error Sn register	nas been r			

## (3) Asynchronous serial interface transmit status register n (ASIFn)

The ASIFn register, which consists of 2 status flag bits, indicates the status during transmission.

By writing the next data to the TXBn register after data is transferred from the TXBn register to the transmit shift register, transmit operations can be performed continuously without suspension even during an interrupt interval. When transmission is performed continuously, data should be written after referencing the TXBFn bit to prevent writing to the TXBn register by mistake.

This register is read-only in 8-bit or 1-bit units.

Reset sets this register to 00H.

		7	6	5	4	3	2	<1>	<0>	_
	ASIFn	0	0	0	0	0	0	TXBFn	TXSFn	
	(n = 0, 1)									-
TXBFn				Tran	smission bu	uffer data f	lag			
0				•		•		In.UARTEn register)	or ASIMn.	TXEn b
1	is cleared to 0, or when data has been transferred to the transmission shift register) Data to be transferred next exists in TXBn register (Data exists in TXBn register when the TXBn register has been written to)									
		,								
	transmission 0. If writing to	is performe						0	0	that th
		is performe o TXBn reg	ister is per	formed wh	en this flag	is 1, trans	mit data ca	0	aranteed.	that th
flag is	0. If writing to	is performe o TXBn reg Transn s or a wait	ister is per hit shift regi	formed wh ister data fl	en this flag ag (indicate en the UAF	is 1, trans es the trans RTEn or TX	mit data ca smission s XEn bit is d	tatus of UAI	aranteed. RTn) ), or when	

# (4) Receive buffer register n (RXBn)

The RXBn register is an 8-bit buffer register for storing parallel data that had been converted by the receive shift register.

When reception is enabled (ASIMn.RXEn bit = 1), receive data is transferred from the receive shift register to the RXBn register, synchronized with the completion of the shift-in processing of one frame. Also, a reception completion interrupt request signal (INTSRn) is generated by the transfer to the RXBn register. For information about the timing for generating this interrupt request, refer to **15.5.4 Receive operation**.

If reception is disabled (ASIMn.RXEn bit = 0), the contents of the RXBn register are retained, and no processing is performed for transferring data to the RXBn register even when the shift-in processing of one frame is completed. Also, the INTSRn signal is not generated.

When 7 bits is specified for the data length, bits 6 to 0 of the RXBn register are transferred for the receive data and the MSB (bit 7) is always 0. However, if an overrun error (ASISn.OVEn bit = 1) occurs, the receive data at that time is not transferred to the RXBn register.

The RXBn register becomes FFH when a reset is input or ASIMn.UARTEn bit = 0. This register is read-only in 8-bit units.

After re	set: FFH	R A	ddress: R	XB0 FFFF	FA02H, RX	(B1 FFFF	A12H	
	7	6	5	4	3	2	1	0
RXBn	RXBn7	RXBn6	RXBn5	RXBn4	RXBn3	RXBn2	RXBn1	RXBn0
(n = 0, 1)								

# (5) Transmit buffer register n (TXBn)

The TXBn register is an 8-bit buffer register for setting transmit data.

When transmission is enabled (ASIMn.TXEn bit = 1), the transmit operation is started by writing data to TXBn register.


When transmission is disabled (TXEn bit = 0), even if data is written to TXBn register, the value is ignored.

The TXBn register data is transferred to the transmit shift register, and a transmission completion interrupt request signal (INTSTn) is generated, synchronized with the completion of the transmission of one frame from the transmit shift register. For information about the timing for generating this interrupt request, refer to **15.5.2 Transmit operation**.

When ASIFn.TXBFn bit = 1, writing must not be performed to TXBn register.

This register can be read or written in 8-bit units.

Reset sets this register to FFH.



# 15.4 Interrupt Requests

The following three types of interrupt request signals are generated from UARTn.

- Reception error interrupt request signal (INTSREn)
- Reception completion interrupt request signal (INTSRn)
- Transmission completion interrupt request signal (INTSTn)

The default priorities among these three types of interrupt request signals are, from high to low, reception error interrupt, reception completion interrupt, and transmission completion interrupt.

## Table 15-2. Generated Interrupt Request Signals and Default Priorities

Interrupt Request Signal	Priority
Reception error interrupt request signal (INTSREn)	1
Reception completion interrupt request signal (INTSRn)	2
Transmission completion interrupt request signal (INTSTn)	3

# (1) Reception error interrupt request signal (INTSREn)

When reception is enabled, the INTSREn signal is generated according to the logical OR of the three types of reception errors explained for the ASISn register. Whether the INTSREn signal or the INTSRn signal is generated when an error occurs can be specified according to the ASIMn.ISRMn bit. When reception is disabled, the INTSREn signal is not generated.

## (2) Reception completion interrupt request signal (INTSRn)

When reception is enabled, the INTSRn signal is generated when data is shifted in to the receive shift register and transferred to the RXBn register.

The INTSRn signal can be generated in place of the INTSREn signal according to the ASIMn.ISRMn bit even when a reception error has occurred.

When reception is disabled, the INTSRn signal is not generated.

## (3) Transmission completion interrupt request signal (INTSTn)

The INTSTn signal is generated when one frame of transmit data containing 7-bit or 8-bit characters is shifted out from the transmit shift register.

# 15.5 Operation

# 15.5.1 Data format


Full-duplex serial data transmission and reception can be performed.

The transmit/receive data format consists of one data frame containing a start bit, character bits, a parity bit, and stop bits as shown in Figure 15-2.

The character bit length within one data frame, the type of parity, and the stop bit length are specified according to the ASIMn register.

Also, data is transferred LSB first.

Figure 15-2. Format of UARTn Transmit/Receive Data



## 15.5.2 Transmit operation

When the ASIMn.UARTEn bit is set to 1, a high level is output from the TXDn pin.

Then, when the ASIMn.TXEn bit is set to 1, transmission is enabled, and the transmit operation is started by writing transmit data to the TXBn register.

#### (1) Transmission enabled state

This state is set by the TXEn bit.

- TXEn bit = 1: Transmission enabled state
- TXEn bit = 0: Transmission disabled state

Since UARTn does not have a CTS (transmission enabled signal) input pin, a port should be used to confirm whether the destination is in a reception enabled state.

#### (2) Starting a transmit operation

In the transmission enabled state, a transmit operation is started by writing transmit data to the TXBn register. When a transmit operation is started, the data in the TXBn register is transferred to the transmit shift register. Then, the transmit shift register outputs data to the TXDn pin (the transmit data is transferred sequentially starting with the start bit). The start bit, parity bit, and stop bits are added automatically.


## (3) Transmission interrupt

When the transmit shift register becomes empty, a transmission completion interrupt request signal (INTSTn) is generated. The timing for generating the INTSTn signal differs according to the specification of the stop bit length. The INTSTn signal is generated at the same time that the last stop bit is output.

If the data to be transmitted next has not been written to the TXBn register, the transmit operation is suspended.

Caution Normally, when the transmit shift register becomes empty, the INTSTn signal is generated. However, the INTSTn signal is not generated if the transmit shift register becomes empty due to reset.





#### 15.5.3 Continuous transmission operation

UARTn can write the next transmit data to the TXBn register at the timing that the transmit shift register starts the shift operation. This enables an efficient transmission rate to be realized by continuously transmitting data even during the transmission completion interrupt service after the transmission of one data frame. In addition, reading the ASIFn.TXSFn bit after the occurrence of a transmission completion interrupt request signal (INTSTn) enables the TXBn register to be efficiently written twice (2 bytes) without waiting for the transmission of 1 data frame.

When continuous transmission is performed, data should be written after referencing the ASIFn register to confirm the transmission status and whether or not data can be written to the TXBn register.

Caution The values of the ASIF.TXBFn and ASIF.TXSFn bits change  $10 \rightarrow 11 \rightarrow 01$  in continuous transmission.

Therefore, do not confirm the status based on the combination of the TXBFn and TXSFn bits. Read only the TXBFn bit during continuous transmission.


TXBFn	Whether or Not Writing to TXBn Register Is Enabled
0	Writing is enabled
1	Writing is not enabled

Caution When transmission is performed continuously, write the first transmit data (first byte) to the TXBn register and confirm that the TXBFn bit is 0, and then write the next transmit data (second byte) to TXBn register. If writing to the TXBn register is performed when the TXBFn bit is 1, transmit data cannot be guaranteed.

The communication status can be confirmed by referring to the TXSFn bit.

TXSFn	Transmission Status			
0	Transmission is completed.			
1	Under transmission.			


- Cautions 1. When initializing the transmission unit when continuous transmission is completed, confirm that the TXSFn bit is 0 after the occurrence of the transmission completion interrupt, and then execute initialization. If initialization is performed when the TXSFn bit is 1, transmit data cannot be guaranteed.
  - 2. While transmission is being performed continuously, an overrun error may occur if the next transmission is completed before the INTSTn interrupt servicing following the transmission of 1 data frame is executed. An overrun error can be detected by embedding a program that can count the number of transmit data and referencing TXSFn bit.





# (1) Starting procedure

The procedure to start continuous transmission is shown below.






Transmission Starting Procedure	Internal Operation	ASIFn F	Register
		TXBFn	TXSFn
Set transmission mode	<1> Start transmission unit	0	0
Write data (1)		1	0
	<2> Generate start bit	1	1 <sup>Note</sup>
		0	1
	Start data (1) transmission	0	1
<ul> <li>Read ASIFn register (confirm that TXBFn bit = 0)</li></ul>		<u>0</u>	1
• Write data (2)	<b>├</b>	1	1
	< <transmission in="" progress="">&gt;</transmission>		
	<3> INTSTn interrupt occurs	0	1
<ul> <li>Read ASIFn register (confirm that TXBFn bit = 0)</li></ul>		<u>0</u>	1
• Write data (3)		1	1
	<4> Generate start bit		
	Start data (2) transmission		
	< <transmission in="" progress="">&gt;</transmission>		
	<5> INTSTn interrupt occurs	0	1
• Read ASIFn register (confirm that TXBFn bit = 0) ←		<u>0</u>	1
• Write data (4)	<u> </u>	1	1

Note Refer to 15.7 Cautions (2).

# (2) Ending procedure

The procedure for ending continuous transmission is shown below.





Transmission End Procedure	Internal Operation	ASIFn F	Register
		TXBFn	TXSFn
	<6> Transmission of data (m – 2) is in progress	1	1
	<7> INTSTn interrupt occurs	0	1
• Read ASIFn register (confirm that TXBFn bit = 0) +		<u>0</u>	1
Write data (m)	▶	1	1
	<8> Generate start bit		
	Start data (m – 1) transmission		
	< <transmission in="" progress="">&gt;</transmission>		
	<9> INTSTn interrupt occurs	0	1
• Read ASIFn register (confirm that TXSFn bit = 1) ◀		0	<u>1</u>
There is no write data			
	<10> Generate start bit		
	Start data (m) transmission		
	< <transmission in="" progress="">&gt;</transmission>		
	<11> Generate INTSTn interrupt	0	0
• Read ASIFn register (confirm that TXSFn bit = 0) • • • • • •		0	<u>0</u>
Clear (0) the UARTEn bit or TXEn bit	Initialize internal circuits		

## 15.5.4 Receive operation

The awaiting reception state is set by setting the ASIMn.UARTEn bit to 1 and then setting the ASIMn.RXEn bit to 1. To start the receive operation, start sampling at the falling edge when the falling of the RXDn pin is detected. If the RXDn pin is low level at a start bit sampling point, the start bit is recognized. When the receive operation begins, serial data is stored sequentially in the receive shift register according to the baud rate that was set. A reception completion interrupt request signal (INTSRn) is generated each time the receive of one frame of data is completed. Normally, the receive data is transferred from the RXBn register to memory by this interrupt servicing.

## (1) Reception enabled state

The receive operation is set to the reception enabled state by setting the RXEn bit to 1.

- RXEn bit = 1: Reception enabled state
- RXEn bit = 0: Reception disabled state

In receive disabled state, the reception hardware stands by in the initial state. At this time, the contents of the RXBn register are retained, and no reception completion interrupt or reception error interrupt is generated.

## (2) Starting a receive operation

A receive operation is started by the detection of a start bit. The RXDn pin is sampled using the serial clock from baud rate generator n (BRGn).

#### (3) Reception completion interrupt


When the RXEn bit = 1 and the reception of one frame of data is completed (the stop bit is detected), the INTSRn signal is generated and the receive data within the receive shift register is transferred to the RXBn register at the same time.

Also, if an overrun error (ASISn.OVEn bit = 1) occurs, the receive data at that time is not transferred to the RXBn register, and either the INTSRn signal or a reception error interrupt request signal (INTSREn) is generated according to the ASIMn.ISRMn bit setting.

Even if a parity error (ASISn.PEn bit = 1) or framing error (ASISn.FEn bit = 1) occurs during a reception operation, the receive operation continues until stop bit is received, and after reception is completed, either the INTSRn signal or the INTSREn signal is generated according to the ISRMn bit setting (the receive data within the receive shift register is transferred to the RXBn register).

If the RXEn bit is cleared (0) during a receive operation, the receive operation is immediately stopped. The contents of the RXBn register and the ASISn register at this time do not change, and the INTSRn signal or the INTSREn signal is not generated.

The INTSRn signal or the INTSREn signal is not generated when the RXEn bit = 0 (reception is disabled).



## Figure 15-7. UARTn Reception Completion Interrupt Timing

# 15.5.5 Reception error

The three types of errors that can occur during a receive operation are a parity error, framing error, and overrun error. As a result of data reception, the various flags of the ASISn register are set (1), and a reception error interrupt request signal (INTSREn) or a reception completion interrupt request signal (INTSREn) is generated at the same time. The ASIMn.ISRMn bit specifies whether the INTSREn signal or the INTSRn signal is generated.

The type of error that occurred during reception can be detected by reading the contents of the ASISn register during the INTSREn or INTSRn interrupt servicing.

The contents of the ASISn register are cleared (0) by reading the ASISn register.

Error Flag	Reception Error	Cause
PEn	Parity error	The parity specification during transmission did not match the parity of the reception data
FEn	Framing error	No stop bit was detected
OVEn	Overrun error	The reception of the next data was completed before data was read from the RXBn register

 Table 15-3.
 Reception Error Causes

# (1) Separation of reception error interrupt request signal

A reception error interrupt request signal can be separated from the INTSRn signal and generated as the INTSREn signal by clearing the ISRMn bit to 0.

# Figure 15-8. When Reception Error Interrupt Request Signal Is Separated from INTSRn Signal (ISRMn Bit = 0)

(a) No error	occurs during reception	(b) An error occu	rs during reception
INTSRn signal (Reception completion interrupt)		INTSRn signal (Reception completion interrupt)	INTSRn does not occur
INTSREn signal (Reception error interrupt)		INTSREn signal (Reception error — interrupt)	

Figure 15-9. When Reception Error Interrupt Request Signal Is Included in INTSRn Signal (ISRMn Bit = 1)

(a) No error occurs during reception	(b) An error occurs during reception
INTSRn signal (Reception completion interrupt)	INTSRn signal (Reception completion interrupt)
INTSREn signal (Reception error interrupt)	INTSREn signal (Reception error interrupt) INTSREn does not occur

#### 15.5.6 Parity types and corresponding operation

A parity bit is used to detect a bit error in communication data. Normally, the same type of parity bit is used on the transmission and reception sides.

# (1) Even parity

#### (i) During transmission

The parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is even. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 1
- If the number of bits with the value "1" within the transmit data is even: 0

#### (ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is odd.

## (2) Odd parity

## (i) During transmission

In contrast to even parity, the parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is odd. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 0
- If the number of bits with the value "1" within the transmit data is even: 1

#### (ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is even.

#### (3) 0 parity

During transmission the parity bit is set to "0" regardless of the transmit data.

During reception, no parity bit check is performed. Therefore, no parity error is generated regardless of whether the parity bit is "0" or "1".

#### (4) No parity


No parity bit is added to the transmit data.

During reception, the receive operation is performed as if there were no parity bit. Since there is no parity bit, no parity error is generated.

## 15.5.7 Receive data noise filter


The RXDn signal is sampled at the rising edge of the prescaler output base clock (fucLK). If the same sampling value is obtained twice, the match detector output changes, and this output is sampled as input data. Therefore, data not exceeding one clock width is judged to be noise and is not delivered to the internal circuit (refer to **Figure 15-11**). Refer to **15.6.1 (1) Base clock** regarding the base clock.

Also, since the circuit is configured as shown in Figure 15-10, internal processing during a receive operation is delayed by up to 2 clocks according to the external signal status.



# Figure 15-10. Noise Filter Circuit






## 15.6 Dedicated Baud Rate Generator n (BRGn)

A dedicated baud rate generator, which consists of a source clock selector and an 8-bit programmable counter, generates serial clocks during transmission/reception by UARTn. The dedicated baud rate generator output can be selected as the serial clock for each channel.

Separate 8-bit counters exist for transmission and for reception.

# 15.6.1 Baud rate generator n (BRGn) configuration



# Figure 15-12. Configuration of Baud Rate Generator n (BRGn)

# (1) Base clock

When the ASIMn.UARTEn bit = 1, the clock selected according to the CKSRn.TPSn3 to CKSRn.TPSn0 bits is supplied to the transmission/reception unit. This clock is called the base clock ( $f_{UCLK}$ ). When the UARTEn bit = 0,  $f_{UCLK}$  is fixed to low level.

# 15.6.2 Serial clock generation

A serial clock can be generated according to the settings of the CKSRn and BRGCn registers. The base clock to the 8-bit counter is selected by the CKSRn.TPSn3 to CKSRn.TPSn0 bits. The 8-bit counter divisor value can be set by the BRGCn.MDLn7 to BRGCn.MDLn0 bits.

## (1) Clock select register n (CKSRn)

The CKSRn register is an 8-bit register for selecting the basic block using the TPSn3 to TPSn0 bits. The clock selected by the TPSn3 to TPSn0 bits becomes the base clock (fuclk) of the transmission/reception module.

This register can be read or written in 8-bit units.

Reset sets this register to 00H.

### Caution Clear the ASIMn.UARTEn bit to 0 before rewriting the TPSn3 to TPSn0 bits.

		7	6	5	4	3	2	1	0
	CKSRn	0	0	0	0	TPSn3	TPSn2	TPSn1	TPSn0
	(n = 0, 1)								
TPSn3	TPSn2	TPSn1	TPSn0			Base	clock (fucu	<) <sup>Note 1</sup>	
0	0	0	0	fxx					
0	0	0	1	fxx/2					
0	0	1	0	fxx/4					
0	0	1	1	fxx/8					
0	1	0	0	fxx/16					
0	1	0	1	fxx/32					
0	1	1	0	fxx/64					
0	1	1	1	fxx/128					
1	0	0	0	fxx/256					
1	0	0	1	fxx/512					
1	0	1	0	fxx/1,024					
1	0	1	1	External c	lock <sup>Note 2</sup> (A	SCK0 pin)			
	Other the	an above		Setting pro	ohibited				
Notes 1	. Set fuclk	so as to sa	atisfy the fo	llowing con	ditions.				
	• REGC	= V <sub>DD</sub> $=$ 4.5	5 to 5.5 V:	fuclk $\leq$ 12 N	/Hz				
				5.5 V: fucle					
-				fuclк ≤ 6 MI					
2				used only b	-				
Setting of UART1 and UART2 is prohibited.									

# (2) Baud rate generator control register n (BRGCn)

The BRGCn register is an 8-bit register that controls the baud rate (serial transfer speed) of UARTn. This register can be read or written in 8-bit units. Reset sets this register to FFH.

# Caution If the MDLn7 to MDLn0 bits are to be overwritten, the ASIMn.TXEn and ASIMn.RXEn bits should be cleared to 0 first.

		7	6	5	4		3	2	1	0
BRGC	n MI	DLn7	MDLn6	MDLn	5 MDL	_n4   N	/IDLn3	MDLn2	MDLn1	MDLn0
(n = 0,	1)									
MDLn7	MDLn6	MDLn5	MDLn4	MDLn3	MDLn2	MDLn <sup>.</sup>	I MDLn0	Set value (k)	Ser	ial clock
0	0	0	0	0	×	×	×	-	Setting	prohibited
0	0	0	0	1	0	0	0	8	fuclk/8	
0	0	0	0	1	0	0	1	9	fuclk/9	
0	0	0	0	1	0	1	0	10	fuclk/10	)
÷		:	÷	:	:	:	÷	:		• •
1	1	1	1	1	0	1	0	250	fuclk/28	50
1	1	1	1	1	0	1	1	251	fuclk/28	51
1	1	1	1	1	1	0	0	252	fuclk/25	52
1	1	1	1	1	1	0	1	253	fuclk/28	53
1	1	1	1	1	1	1	0	254	fuclk/28	54
1	1	1	1	1	1	1	1	255	fuclk/25	55
Remark	2.   3. <sup>-</sup>	k: Valu The bau	e set by	MDLn7	to MDL	.n0 bit	s (k = 8,	by CKSR0 9, 10,, 2 counter di	255)	

г

# (3) Baud rate


The baud rate is the value obtained by the following formula.

Baud rate [bps] = 
$$\frac{f_{UCLK}}{2 \times k}$$

 $f_{UCLK}$  = Frequency [Hz] of base clock selected by CKSRn.TPSn3 to CKSRn.TPSn0 bits. k = Value set by BRGCn.MDLn7 to BRGCn.MDLn0 bits (k = 8, 9, 10, ..., 255)

## (4) Baud rate error

The baud rate error is obtained by the following formula.



Example: Base clock frequency = 10 MHz = 10,000,000 Hz Setting of BRGCn.MDLn7 to BRGCn.MDLn0 bits = 00100001B (k = 33) Target baud rate = 153,600 bps Baud rate = 10,000,000/(2 × 33) = 151,515 [bps] Error =  $(151,515/153,600 - 1) \times 100$ = -1.357 [%]

## 15.6.3 Baud rate setting example

Baud Rate		fxx = 20 MHz	2		fxx = 16 MHz	2		fxx = 10 MHz		
(bps)	fuclk	k	ERR	fuclk	k	ERR	fuclk	k	ERR	
300	fxx/512	41H (65)	0.16	fxx/1024	1AH (26)	0.16	fxx/256	41H (65)	0.16	
600	fxx/256	41H (65)	0.16	fxx/1024	0DH (13)	0.16	fxx/128	41H (65)	0.16	
1200	fxx/128	41H (65)	0.16	fxx/512	0DH (13)	0.16	fxx/64	41H (65)	0.16	
2400	fxx/64	41H (65)	0.16	fxx/256	0DH (13)	0.16	fxx/32	41H (65)	0.16	
4800	fxx/32	41H (65)	0.16	fxx/128	0DH (13)	0.16	fxx/16	41H (65)	0.16	
9600	fxx/16	41H (65)	0.16	fxx/64	0DH (13)	0.16	fxx/8	41H (65)	0.16	
10400	fxx/64	0FH (15)	0.16	fxx/64	0CH (12)	0.16	fxx/32	0FH (15)	0.16	
19200	fxx/8	41H (65)	0.16	fxx/32	0DH (13)	0.16	fxx/4	41H (65)	0.16	
24000	fxx/32	0DH (13)	0.16	fxx/2	A7H (167)	-0.20	fxx/16	0DH (13)	0.16	
31250	fxx/32	0AH (10)	0.00	fxx/32	08H (8)	0.00	fxx/16	0AH (10)	0	
33600	fxx/2	95H (149)	-0.13	fxx/2	77H (119)	0.04	fxx	95H (149)	-0.13	
38400	fxx/4	41H (65)	0.16	fxx/16	0DH (13)	0.16	fxx/2	41H (65)	0.16	
48000	fxx/16	0DH (13)	0.16	fxx/2	53H (83)	0.40	fxx/8	0DH (13)	0.16	
56000	fxx/2	59H (89)	0.32	fxx/2	47H (71)	0.60	fxx	59H (89)	0.32	
62500	fxx/16	0AH (10)	0.00	fxx/16	08H (8)	0.00	fxx/8	0AH (10)	0.00	
76800	fxx/2	41H (65)	0.16	fxx/8	0DH (13)	0.16	fxx	41H (65)	0.16	
115200	fxx/2	2BH (43)	0.94	fxx/2	23H (35)	-0.79	fxx	2BH (43)	0.94	
153600	fxx/2	21H (33)	-1.36	fxx/4	0DH (13)	0.16	fxx	21H (33)	-1.36	
312500	fxx/4	08H (8)	0	fxx/2	0DH (13)	-1.54	fxx/2	08H (8)	0.00	

Table 15-4. Baud Rate Generator Setting Data


Caution The allowable frequency of the base clock (fuclk) is as follows.

- REGC = VDD = 4.5 to 5.5 V: fuclk  $\leq$  12 MHz
- REGC = 10  $\mu$ F, VDD = 4.0 to 5.5 V: fUCLK  $\leq$  6 MHz
- REGC = VDD = 2.7 to 4.5 V: fuclk  $\leq$  6 MHz
- **Remark** fxx: Main clock frequency
  - fuclk: Base clock frequency
  - k: Set values of BRGCn.MDLn7 to BRGCn.MDLn0 bits
  - ERR: Baud rate error [%]
  - n = 0, 1

# 15.6.4 Allowable baud rate range during reception

The degree to which a discrepancy from the transmission destination's baud rate is allowed during reception is shown below.

# Caution The equations described below should be used to set the baud rate error during reception so that it always is within the allowable error range.





As shown in Figure 15-13, after the start bit is detected, the receive data latch timing is determined according to the counter that was set by the BRGCn register. If all data up to the final data (stop bit) is in time for this latch timing, the data can be received normally.

If this is applied to 11-bit reception, the following is theoretically true.

 $FL = (Brate)^{-1}$ 

Brate: UARTn baud rate

- k: BRGCn register set value
- FL: 1-bit data length

When the latch timing margin is 2 base clocks, the minimum allowable transfer rate (FLmin) is as follows.

$$FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL$$

Therefore, the transfer destination's maximum receivable baud rate (BRmax) is as follows.

BRmax = 
$$(FLmin/11)^{-1} = \frac{22k}{21k+2}$$
 Brate

Similarly, the maximum allowable transfer rate (FLmax) can be obtained as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$
$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the transfer destination's minimum receivable baud rate (BRmin) is as follows.

BRmin = 
$$(FLmax/11)^{-1} = \frac{20k}{21k-2}$$
 Brate

The allowable baud rate error of UARTn and the transfer destination can be obtained as follows from the expressions described above for computing the minimum and maximum baud rate values.


Table 15-5.	Maximum an	d Minimum	Allowable	<b>Baud Rate Error</b>
-------------	------------	-----------	-----------	------------------------


Division Ratio (k)	Maximum Allowable Baud Rate Error	Minimum Allowable Baud Rate Error
8	+3.53%	-3.61%
20	+4.26%	-4.31%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.73%

- Remarks 1. The reception precision depends on the number of bits in one frame, the base clock frequency, and the division ratio (k). The higher the base clock frequency and the larger the division ratio (k), the higher the precision.
  - 2. k: BRGCn register set value

## 15.6.5 Transfer rate during continuous transmission

During continuous transmission, the transfer rate from a stop bit to the next start bit is extended two clocks of the base clock longer than normal. However, on the reception side, the transfer result is not affected since the timing is initialized by the detection of the start bit.





Representing the 1-bit data length by FL, the stop bit length by FLstp, and the base clock frequency by fuclk yields the following equation.

FLstp = FL + 2/fuclk

Therefore, the transfer rate during continuous transmission is as follows (when the stop bit length = 1).

Transfer rate =  $11 \times FL + (2/fUCLK)$ 

## 15.7 Cautions

Cautions to be observed when using UARTn are shown below.

- (1) When the supply of clocks to UARTn is stopped (for example, in IDLE or STOP mode), operation stops with each register retaining the value it had immediately before the supply of clocks was stopped. The TXDn pin output also holds and outputs the value it had immediately before the supply of clocks was stopped. However, operation is not guaranteed after the supply of clocks is restarted. Therefore, after the supply of clocks is restarted, the circuits should be initialized by clearing the ASIMn.UARTEn, ASIMn.RXEn, and ASIMn.TXEn bits to 000.
- (2) UARTn has a 2-stage buffer configuration consisting of the TXBn register and the transmission shift register, and has status flags (ASIFn.TXBFn and ASIFn.TXSFn bits) that indicate the status of each buffer. If the TXBFn and TXSFn bits are read in continuous transmission, the value changes 10 → 11 → 01. For the timing to write the next data to the TXBn register, read only the TXBFn bit during continuous transmission.

# CHAPTER 16 CLOCKED SERIAL INTERFACE 0 (CSI0)

In the V850ES/KF1, two channels of clocked serial interface 0 (CSI0) are provided.

# 16.1 Features

- Maximum transfer speed: 5 Mbps
- Master mode/slave mode selectable
- Transmission data length: 8 bits or 16 bits can be set
- MSB/LSB-first selectable for transfer data
- Eight clock signals can be selected (7 master clocks and 1 slave clock)
- 3-wire type SO0n: Serial transmit data output
  - SIOn: Serial receive data input
  - SCK0n: Serial clock I/O
- Interrupt sources: 1 type
  - Transmission/reception completion interrupt request signal (INTCSI0n)
- Transmission/reception mode or reception-only mode selectable
- Two transmission buffer registers (SOTBFn/SOTBFLn, SOTBn/SOTBLn) and two reception buffer registers (SIRBn/SIRBLn, SIRBEn/SIRBELn) are provided on chip
- Single transfer mode/continuous transfer mode selectable

**Remark** n = 0, 1

# 16.2 Configuration

CSI0n is controlled via the CSIM0n register.

#### (1) Clocked serial interface mode register 0n (CSIM0n)

The CSIM0n register is an 8-bit register that specifies the operation of CSI0n.

## (2) Clocked serial interface clock selection register n (CSICn)

The CSICn register is an 8-bit register that controls the CSI0n serial transfer operation.

#### (3) Serial I/O shift register 0n (SIO0n)

The SIO0n register is a 16-bit shift register that converts parallel data into serial data. The SIO0n register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by accessing the buffer register.

# (4) Serial I/O shift register 0nL (SIO0nL)

The SIO0nL register is an 8-bit shift register that converts parallel data into serial data. The SIO0nL register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by access of the buffer register.

#### (5) Clocked serial interface receive buffer register n (SIRBn)

The SIRBn register is a 16-bit buffer register that stores receive data.

# (6) Clocked serial interface receive buffer register nL (SIRBnL)

The SIRBnL register is an 8-bit buffer register that stores receive data.

#### (7) Clocked serial interface read-only receive buffer register n (SIRBEn)

The SIRBEn register is a 16-bit buffer register that stores receive data. The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.

#### (8) Clocked serial interface read-only receive buffer register nL (SIRBEnL)

The SIRBEnL register is an 8-bit buffer register that stores receive data. The SIRBEnL register is the same as the SIRBnL register. It is used to read the contents of the SIRBnL register.

## (9) Clocked serial interface transmit buffer register n (SOTBn)

The SOTBn register is a 16-bit buffer register that stores transmit data.

## (10) Clocked serial interface transmit buffer register nL (SOTBLnL)

The SOTBnL register is an 8-bit buffer register that stores transmit data.

## (11) Clocked serial interface initial transmit buffer register n (SOTBFn)

The SOTBFn register is a 16-bit buffer register that stores the initial transmit data in the continuous transfer mode.

## (12) Clocked serial interface initial transmit buffer register nL (SOTBFnL)

The SOTBFnL register is an 8-bit buffer register that stores initial transmit data in the continuous transfer mode.

# (13) Selector

The selector selects the serial clock to be used.

#### (14) Serial clock controller

Controls the serial clock supply to the shift register. Also controls the clock output to the SCK0n pin when the internal clock is used.

# (15) Serial clock counter

Counts the serial clock output or input during transmission/reception, and checks whether 8-bit or 16-bit data transmission/reception has been performed.

# (16) Interrupt controller

Controls the interrupt request timing.

**Remark** n = 0, 1




Figure 16-1. Block Diagram of Clocked Serial Interface

# 16.3 Registers

# (1) Clocked serial interface mode register 0n (CSIM0n) The CSIM0n register controls the CSI0n operation. This register can be read or written in 8-bit or 1-bit units (however, CSOTn bit is read-only). Reset sets CSIM0n to 00H.

Caution Overwriting the CSIM0n.TRMDn, CSIM0n.CCLn, CSIM0n.DIRn, CSIM0n.CSITn, and CSIM0n.AUTOn bits can be done only when the CSOTn bit = 0. If these bits are overwritten at any other time, the operation cannot be guaranteed.

	<7> <6> 5 <4> 3 2 1 <0> CSIM0n CSI0En TRMDn CCLn DIRn CSITn AUTOn 0 CSOTn
	(n = 0, 1)
CSI0En	CSI0n operation enable/disable
0	Disable CSI0n operation.
1	Enable CSI0n operation.
	nal CSI0n circuit can be reset <sup>№te</sup> asynchronously by clearing the CSI0En bit to 0. For the SCK0n and SO0n it status when the CSI0En bit = 0, refer to <b>16.5 Output Pins</b> .
TRMDn	Specification of transmission/reception mode
0	Receive-only mode
1	Transmission/reception mode e TRMDn bit = 0, reception is performed and the SO0n pin outputs a low level. Data reception is started by
0	he SIRBn register. e TRMDn bit = 1, transmission/reception is started by writing data to the SOTBn register.
CCLn	Specification of data length
0	8 bits
1	16 bits
DIRn	Specification of transfer direction mode (MSB/LSB)
0	Specification of transfer direction mode (MSB/LSB) First bit of transfer data is MSB
	Specification of transfer direction mode (MSB/LSB)
0	Specification of transfer direction mode (MSB/LSB) First bit of transfer data is MSB
0 1	Specification of transfer direction mode (MSB/LSB) First bit of transfer data is MSB First bit of transfer data is LSB
0 1 CSITn	Specification of transfer direction mode (MSB/LSB) First bit of transfer data is MSB First bit of transfer data is LSB Control of delay of interrupt request signal
0 1 CSITn 0 1 The delay	Specification of transfer direction mode (MSB/LSB)         First bit of transfer data is MSB         First bit of transfer data is LSB         Control of delay of interrupt request signal         No delay         Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock)         y mode (CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CSK0n0 bits are not
0 1 CSITn 0 1 The delay	Specification of transfer direction mode (MSB/LSB)         First bit of transfer data is MSB         First bit of transfer data is LSB         Control of delay of interrupt request signal         No delay         Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock)
0 1 CSITn 0 1 The delay 111B). In	Specification of transfer direction mode (MSB/LSB)         First bit of transfer data is MSB         First bit of transfer data is LSB         Control of delay of interrupt request signal         No delay         Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock)         y mode (CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CSK0n0 bits are not
0 1 CSITn 0 1 The delay 111B). In	Specification of transfer direction mode (MSB/LSB)         First bit of transfer data is MSB         First bit of transfer data is LSB         Control of delay of interrupt request signal         No delay         Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock)         y mode (CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CSK0n0 bits are not in the slave mode (CKS0n2 to CKS0n0 bits are 111B), do not set the delay mode.
0 1 CSITn 0 1 The delay 111B). In	Specification of transfer direction mode (MSB/LSB)         First bit of transfer data is MSB         First bit of transfer data is LSB         Control of delay of interrupt request signal         No delay         Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock)         y mode (CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CSK0n0 bits are not n the slave mode (CKS0n2 to CKS0n0 bits are 111B), do not set the delay mode.         Specification of single transfer mode or continuous transfer mode
0 1 CSITn 0 1 The dela 111B). In AUTOn 0	Specification of transfer direction mode (MSB/LSB)         First bit of transfer data is MSB         First bit of transfer data is LSB         Control of delay of interrupt request signal         No delay         Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock)         y mode (CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CSK0n0 bits are not in the slave mode (CKS0n2 to CKS0n0 bits are 111B), do not set the delay mode.         Specification of single transfer mode or continuous transfer mode         Single transfer mode
0 1 CSITn 0 1 The dela 111B). In AUTOn 0	Specification of transfer direction mode (MSB/LSB)         First bit of transfer data is MSB         First bit of transfer data is LSB         Control of delay of interrupt request signal         No delay         Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock)         y mode (CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CSK0n0 bits are not in the slave mode (CKS0n2 to CKS0n0 bits are 111B), do not set the delay mode.         Specification of single transfer mode or continuous transfer mode         Single transfer mode
0 1 CSITn 0 1 The delay 111B). Ir AUTOn 0 1	Specification of transfer direction mode (MSB/LSB)         First bit of transfer data is MSB         First bit of transfer data is LSB         Control of delay of interrupt request signal         No delay         Delay mode (interrupt request signal is delayed 1/2 cycle compared to the serial clock)         y mode (CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CSK0n0 bits are not in the slave mode (CKS0n2 to CKS0n0 bits are 111B), do not set the delay mode.         Specification of single transfer mode or continuous transfer mode         Single transfer mode         Continuous mode

Note The CSOTn bit and the SIRBn, SIRBnL, SIRBE, SIRBEnL, SIOn, and SIOnL registers are reset.

#### (2) Clocked serial interface clock selection register n (CSICn)

The CSICn register is an 8-bit register that controls the CSI0n transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset sets CSICn to 00H.

	After rea	set: 00H	R/W	Address:	CSIC0 FF	FFFD01H	, CSIC1 FI	FFFFD11H	1	
		7	6	5	4	3	2	1	0	
	CSICn	0	0	0	CKPn	DAPn	CKS0n2	CKS0n1	CKS0n0	
	(n = 0, 1)									
CKPn	DAPn		Spec	ification of ti	ming of tra	nsmitting/r	eceiving da	ta to/from	SCK0n	
0	0	(Type 1)								
				SO0n (output	t) <b>DO</b> 7	VDO6XDO5			00	
				SI0n (inpu	t) <b>DI</b> 7	X DI6 X DI5			10	
0	1	(Type 2)		SCK0n (I/O		uп	лл	лл	_	
				SO0n (output					_	
				SI0n (input					_	
1	0	(Type 3)		SCK0n (I/O	)	лл		UUU	_	
				SO0n (output		7 <b>X</b> DO6 <b>X</b> DO5			00	
				SI0n (input	i)DI7	<b>X</b> DI6 <b>X</b> DI5			10	
1	1	(Type 4)		SCK0n (I/O		ாப		uп	_	
				SO0n (output					_	
				SI0n (input						
CKS0n2	CKS0n1	CKS0n0		Serial c	look <sup>Note</sup>			N A	ode	
UNGUIZ	CKSUIT	CKSUIU	( <sup>(</sup> )	Senal			Martin		UUE	

# Caution The CSICn register can be overwritten only when the CSIM0n.CSI0En bit = 0.

CKS0n2	CKS0n1	CKS0n0	Serial clock <sup>Note</sup>	Mode
0	0	0	fxx/2	Master mode
0	0	1	fxx/2 <sup>2</sup>	Master mode
0	1	0	fxx/2 <sup>3</sup>	Master mode
0	1	1	fxx/2 <sup>4</sup>	Master mode
1	0	0	fxx/2⁵	Master mode
1	0	1	fxx/2 <sup>6</sup>	Master mode
1	1	0	Clock generated by TO5n	Master mode
1	1	1	External clock (SCK0n pin)	Slave mode

**Note** Set the serial clock so as to satisfy the following conditions.

- REGC = V<sub>DD</sub> = 4.0 to 5.5 V: Serial clock  $\leq$  5 MHz
- REGC = 10  $\mu$ F, V<sub>DD</sub> = 4.0 to 5.5 V: Serial clock  $\leq$  2.5 MHz
- REGC =  $V_{DD}$  = 2.7 to 4.0 V: Serial clock  $\leq$  2.5 MHz

Remark fxx: Main clock frequency

#### (3) Clocked serial interface receive buffer registers n, nL (SIRBn, SIRBnL)

The SIRBn register is a 16-bit buffer register that stores receive data.

When the receive-only mode is set (CSIM0n.TRMDn bit = 0), the reception operation is started by reading data from the SIRBn register.

This register is read-only in 16-bit units. When the lower 8 bits are used as the SIRBnL register, this register is read-only in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIM0n.CSI0En bit.

# Cautions 1. Read the SIRBn register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

Read the SIRBnL register only when an 8-bit data length has been set (CCLn bit = 0).

2. When the single transfer mode has been set (CSIM0n.AUTOn bit = 0), perform a read operation only in the idle state (CSIM0n.CSOTn bit = 0). If the SIRBn or SIRBnL register is read during data transfer, the data cannot be guaranteed.

After re	set: 0	000H	I	R	Addre	ess:	SIRB0	) FFF	FFD	02H,	SIRE	31 FF	FFFC	012H		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIRBn	SIRBn	SIRBn	SIRBn	SIRBn	SIRBn S	SIRBn	SIRBn SI	SIRBn								
(n = 0, 1)	15	14	13	10	44	10			-	6	F		3			
(11 – 0, 1)	15	14	13	12	11	10	9	8	1	0	5	4	3	2	1	0
) SIRBnL reg	ister		R		Addres	-	IRBOL	-			-		-		1	0

#### (4) Clocked serial interface read-only receive buffer registers n, nL (SIRBEn, SIRBEnL)

The SIRBEn register is a 16-bit buffer register that stores receive data.

The SIRBEn register is the same as the SIRBn register. Even if the SIRBEn register is read, the next operation will not start. The SIRBEn register is used to read the contents of the SIRBn register when the serial reception is not continued.

This register is read-only in 16-bit units. However, when the lower 8 bits are used as the SIRBEnL register, the register is read-only in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIM0n.CSI0En bit.

# Cautions 1. The receive operation is not started even if data is read from the SIRBEn and SIRBEnL registers.

2. The SIRBEn register can be read only if a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

The SIRBEnL register can be read only if an 8-bit data length has been set (CCLn bit = 0).

After re	eset: 0	000H	R	Ac	Idress	: SIRB	BEO F	FFFFI	D06H,	SIRB	E1 FF	FFFD	16H			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBEn	SIRBE
(n = 0, 1)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	<b>nL reg</b> After re		он	R	Add	ress: S	SIRBE	OL FF	FFFD	06H, \$	SIRBE	1L FF	FFFD	16H		
(B) SIRBEr					Add			OL FF	FFFD	,	SIRBE 2	1L FF	FFFD		0	
		eset: 0	,	R 6 SIRBE		ress: S 5 RBEn5			3	,			1		0 BEn0	

#### (5) Clocked serial interface transmit buffer registers n, nL (SOTBn, SOTBnL)

The SOTBn register is a 16-bit buffer register that stores transmit data.

When the transmission/reception mode is set (CSIM0n.TRMDn bit = 1), the transmission operation is started by writing data to the SOTBn register.

This register can be read or written in 16-bit units. However, when the lower 8 bits are used as the SOTBnL register, the register is read-only in 8-bit units.

After reset, this register is initialized.

Cautions 1. Access the SOTBn register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1).

Access the SOTBnL register only when an 8-bit data length has been set (CCLn bit = 0).

 When the single transfer mode is set (CSIM0n.AUTOn bit = 0), perform access only in the idle state (CSIM0n.CSOTn bit = 0). If the SOTBn and SOTBnL registers are accessed during data transfer, the data cannot be guaranteed.

After r	eset: 00	000H	R/V	V /	Addres	ss: SO	TB0 F	FFFF	004H,	SOTB	1 FFFF	FD14	н			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTBn	SOTB
		1	í I		1	I I										
(n = 0, 1)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(n = 0, 1) (b) SOTI	BnL re			12 R/V		10 Addres	-		-						1	0
	BnL re	gister			N		-		-	D04H					1	0

#### (6) Clocked serial interface initial transmit buffer registers n, nL (SOTBFn, SOTBFnL)

The SOTBFn register is a 16-bit buffer register that stores initial transmission data in the continuous transfer mode.

The transmission operation is not started even if data is written to the SOTBFn register.

This register can be read or written in 16-bit units. However, when the lower 8 bits are used as the SOTBFnL register, the register can be read or written in 8-bit units.

After reset, this register is initialized.

Caution Access the SOTBFn register and SOTBFnL register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1), and only when an 8-bit data length has been set (CCLn bit = 0), respectively, and only in the idle state (CSIM0n.CSOTn bit = 0). If the SOTBFn and SOTBFnL registers are accessed during data transfer, the data cannot be guaranteed.

After re	eset: 0	000H	R/	W	Addre	ess: S	OTBF	0 FFF	FFD08	BH, SC	DTBF1	FFFF	FD18	н		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBFn	SOTBF
(n = 0, 1)	45	4.4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(11 – 0, 1)	15	14	13	12	11	10	5	0	T	0	5	7	0	2	1	0
(h = 0, 1) (b) SOTBF		gister		R/W		Addres			_ FFF	-					<u>'</u> 8Н	0

#### (7) Serial I/O shift registers n, nL (SIO0n, SIO0nL)

The SIO0n register is a 16-bit shift register that converts parallel data into serial data. The transfer operation is not started even if the SIO0n register is read.

This register is read-only in 16-bit units. However, when the lower 8 bits are used as the SIO0nL register, the register is read-only in 8-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSIM0n.CSI0En bit.

Caution Read the SIO0n register and SIO0nL register only when a 16-bit data length has been set (CSIM0n.CCLn bit = 1), and only when an 8-bit data length has been set (CCLn bit = 0), respectively, and only in the idle state (CSIM0n.CSOTn bit = 0). If the SIO0n and SIO0nL registers are read during data transfer, the data cannot be guaranteed.

Alle	er reset:	0000H	4	R	Addre	ss: SIC	000 F	FFFF	D0AH,	SIO0 <sup>-</sup>	1 FFFI	FD1A	Η			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIO0n	SIOn15	SIOn14	SIOn13	SIOn12	SIOn11	SIOn10	SIOn9	SIOn8	SIOn7	SIOn6	SIOn5	SIOn4	SIOn3	SIOn2	SIOn1	SIOn0
(n = 0, 1)																
(n = 0, 1) (b) SIO0n	I <b>L regi</b> t		оH	R	Add	ress: S	SIO00L	- FFF	FFD04	AH, SIG	O01L	FFFF	D1AH	I		
( · · )	•	eset: 0	0Н 7	R 6	Add	ress: S 5		- FFF	FFD04 3	,	001L 2	FFFF	D1AH		D	

Register	R/W		Single	Transfer	Continuous	Transfer <sup>Note 1</sup>
Name			Transmission/Reception Mode	Receive-Only Mode	Transmission/Reception Mode	Receive-Only Mode
SIRBn (SIRBnL)	Read	Function	Storing received data <sup>Note 2</sup>	<ul><li>Reading starts reception</li><li>Storing received data</li></ul>	Storing up to the $(N - 1)$ th received data (other than the last) <sup>Note 2</sup>	<ul> <li>Reading starts reception</li> <li>Storing up to the (N – 2)th data (other than the last two)</li> </ul>
		Use method	When transmission and reception are complete, read the received data from this register.	<ul> <li>First, read dummy data and start transfer.</li> <li>To perform reception of the next data after reception is complete, read the received data from this register.</li> </ul>	When reception is complete, read the received data from this register. Repeat this operation until the $(N - 1)$ th data has been received.	When reception is complete, read the received data from this register. Repeat this operation until the $(N - 2)$ th data has been received. (Supplement) Do not read the $(N - 1)$ th data from this register. If read, a reception operation starts and continuous transfer cannot be completed.
SIRBEn	Read	Function	_	Storing the data received last <sup>Note 2</sup>	_	Storing the $(N - 1)$ th received data <sup>Note 2</sup>
(SIRBEnL)		Use method	Not used.	If reception of the next data will not be performed after reception is complete, read the received data from this register.	Not used	Read the $(N - 1)$ th received data from this register when the $(N - 1)$ th or Nth (last) data has been received.
SIO0n	Read	Function	_	_	Storing the Nth (last) received data <sup>Note 2</sup>	Storing the Nth (last) received data <sup>Note 2</sup>
(SIO0nL)		Use method	Not used.	Not used	When the Nth (last) transmission/reception is complete, read the Nth (last) data.	When the Nth (last) data has been received, read the Nth (last) data.
SOTBn (SOTBnL)	Write	Function	<ul> <li>Starting transmission/reception when written</li> <li>Storing the data to be transmitted</li> </ul>	_	<ul> <li>Starting transmission/reception when written</li> <li>Storing the data to be transmitted second and subsequently</li> </ul>	_
		Use method	When transmission/reception is complete, write the data to be transmitted next.	Not used	When transmission/reception is complete, write the data to be transmitted next to this register to start the next transmission/reception.	Not used
SOTBFn	Write	Function	-	-	Storing the data to be transmitted first $^{\mbox{Note 2}}$	-
(SOTBFnL)		Use method	Not used	Not used	Before starting transmission/reception (writing to SOTBn), write the data to be	Not used

transmitted first.

Table 16-1. Use of Each Buffer Register

Notes 1. It is assumed that the number of data to be transmitted is N.

2. Neither reading nor writing will start communication.

**Remark** In the 16-bit mode, the registers not enclosed in parentheses are used; in the 8-bit mode, the registers in parentheses are used.

User's Manual U16891EJ2V0UD

# 16.4 Operation

# 16.4.1 Transmission/reception completion interrupt request signal (INTCSI0n)

The INTCSIOn signal is set (1) upon completion of data transmission/reception. Writing to the CSIMOn register clears (0) the INTCSIOn signal.

Caution The delay mode (CSIM0n.CSITn bit = 1) is valid only in the master mode (CSICn.CKS0n2 to CSICn.CKS0n0 bits are not 111B). The delay mode cannot be set when the slave mode is set (CKS0n2 to CKS0n0 bits = 111B).




Figure 16-2. Timing Chart of INTCSI0n Signal Output in Delay Mode

#### 16.4.2 Single transfer mode

# (1) Usage

In the receive-only mode (CSIM0n.TRMDn bit = 0), communication is started by reading the SIRBn/SIRBnL register.

In the transmission/reception mode (TRMDn bit = 1), communication is started by writing to the SOTBn/SOTBnL register.

In the slave mode, the operation must be enabled beforehand (CSIM0n.CSI0En bit = 1).

When communication is started, the value of the CSIM0n.CSOTn bit becomes 1 (transmission execution status).

Upon communication completion, the transmission/reception completion interrupt request signal (INTCSI0n) is generated, and the CSOTn bit is cleared (0). The next data communication request is then waited for.

Caution When the CSOTn bit = 1, do not manipulate the CSI0n register.

**Remark** n = 0, 1




Figure 16-3. Timing Chart in Single Transfer Mode (1/2)





Figure 16-3. Timing Chart in Single Transfer Mode (2/2)

#### 16.4.3 Continuous transfer mode

#### (1) Usage (receive-only: 8-bit data length)

- <1> Set the continuous transfer mode (CSIM0n.AUTOn bit = 1) and the receive-only mode (CSIM0n.TRMDn bit = 0).
- <2> Read the SIRBnL register (start transfer with dummy read).
- <3> When the transmission/reception completion interrupt request signal (INTCSI0n) has been generated, read the SIRBnL register<sup>Note</sup> (reserve next transfer).
- <4> Repeat step <3> (N 2) times. (N: Number of transfer data) Ignore the interrupt triggered by reception of the (N – 1)th data (at this time, the SIRBEnL register can be read).
- <5> Following generation of the last INTCSI0n signal, read the SIRBEnL register and the SIO0nL register<sup>Note</sup>.
- Note When transferring N number of data, receive data is loaded by reading the SIRBnL register from the first data to the (N 2)th data. The (N 1)th data is loaded by reading the SIRBEnL register, and the Nth (last) data is loaded by reading the SIO0nL register (refer to **Table 16-1 Use of Each Buffer Register**).






In the case of the continuous transfer mode, two transfer requests are set at the start of the first transfer. Following the INTCSIOn signal, transfer is continued if the SIRBnL register can be read within the next transfer reservation period. If the SIRBnL register cannot be read, transfer ends and the SIRBnL register does not receive the new value of the SIO0nL register.

The last data can be obtained by reading the SIO0nL register following completion of the transfer.

#### (2) Usage (transmission/reception: 8-bit data length)

- <1> Set the continuous transfer mode (CSIM0n.AUTOn bit = 1) and the transmission/reception mode (CSIM0n.TRMDn bit = 1).
- <2> Write the first data to the SOTBFnL register.
- <3> Write the 2nd data to the SOTBnL register (start transfer).
- <4> When the transmission/reception completion interrupt request signal (INTCSI0n) has been generated, write the next data to the SOTBnL register (reserve next transfer). Read the SIRBnL register to load the receive data.
- <5> Repeat step <4> as long as data to be sent remains.
- <6> When the INTCSIOn signal is generated, read the SIRBnL register to load the (N 1)th receive data (N: Number of transfer data).
- <7> Following the last INTCSIOn signal, read the SIOOnL register to load the Nth (last) receive data.





In the case of the continuous transfer mode, two transfer requests are set at the start of the first transfer. Following the INTCSIOn signal, transfer is continued if the SOTBnL register can be written within the next transfer reservation period. If the SOTBnL register cannot be written, transfer ends and the SIRBnL register does not receive the new value of the SIOOnL register.

The last receive data can be obtained by reading the SIO0nL register following completion of the transfer.

# (3) Next transfer reservation period

In the continuous transfer mode, the next transfer must be prepared with the period shown in Figure 16-6.




Figure 16-6. Timing Chart of Next Transfer Reservation Period (1/2)




Figure 16-6. Timing Chart of Next Transfer Reservation Period (2/2)


# (4) Cautions

To continue continuous transfers, it is necessary to either read the SIRBn register or write to the SOTBn register during the transfer reservation period.

If access is performed to the SIRBn register or the SOTBn register when the transfer reservation period is over, the following occurs.

#### (i) In case of conflict between transfer request clear and register access

Since transfer request clear has higher priority, the next transfer request is ignored. Therefore, transfer is interrupted, and normal data transfer cannot be performed.





(ii) In case of conflict between transmission/reception completion interrupt request signal (INTCSI0n) generation and register access

Since continuous transfer has stopped once, executed as a new continuous transfer.

In the slave mode, a bit phase error transfer error results (refer to Figure 16-8).

In the transmission/reception mode, the value of the SOTBFn register is retransmitted, and illegal data is sent.




Figure 16-8. Interrupt Request and Register Access Conflict

# 16.5 Output Pins

The following describes the output pins. For the setting of each pin, refer to **Table 4-14 Settings When Port Pins Are Used for Alternate Functions**.

# (1) SCK0n pin

When the CSI0n operation is disabled (CSIM0n.CSI0En bit = 0), the  $\overline{SCK0n}$  pin output status is as follows.

CKPn	CKS0n2	CKS0n1	CKS0n0	SCK0n Pin Output
0	Don't care	Don't care	Don't care	Fixed to high level
1	1	1	1	High impedance
	Other than abo	ove		Fixed to low level

# Table 16-2. SCK0n Pin Output Status

#### **Remark** n = 0, 1

#### (2) SO0n pin

When the CSI0n operation is disabled (CSI0En bit = 0), the SO0n pin output status is as follows.

TRMDn	DAPn	AUTOn	CCLn	DIRn	SO0n Pin Output
0	Don't care	Don't care	Don't care	Don't care	Fixed to low level
1	0	Don't care	Don't care	Don't care	SO latch value (low level)
	1	0	0	0	SOTBn7 bit value
				1	SOTBn0 bit value
			1	0	SOTBn15 bit value
				1	SOTBn0 bit value
		1	0	0	SOTBFn7 bit value
				1	SOTBFn0 bit value
			1	0	SOTBFn15 bit value
				1	SOTBFn0 bit value

# Table 16-3. SOOn Pin Output Status

**Remark** n = 0, 1

# CHAPTER 17 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC TRANSMIT/RECEIVE FUNCTION

In the V850ES/KF1, one channel of CSIA is provided.

# **17.1 Functions**

CSIA0 has the following two modes.

- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

#### (1) 3-wire serial I/O mode

This mode is used to transfer 8-bit data using three lines: a serial clock pin (SCKA0) and two serial data pins (SIA0 and SOA0).

In addition, whether 8-bit data is transferred MSB or LSB first can be specified, so this interface can be connected to any device.

# (2) 3-wire serial I/O mode with automatic transmit/receive function

This mode is used to transfer 8-bit data using three lines: a serial clock pin (SCKA0) and two serial data pins (SIA0 and SOA0).

In addition, whether 8-bit data is transferred MSB or LSB first can be specified, so this interface can be connected to any device.

Data can be transferred to/from a display driver etc. without using software since a 32-byte buffer RAM is incorporated for automatic transfer.

- Maximum transfer speed: 2 Mbps (in master mode)
- Master mode/slave mode selectable
- Transfer data length: 8 bits
- MSB/LSB-first selectable for transfer data
- Automatic transmit/receive function:

Number of transfer bytes can be specified between 1 and 32

Transfer interval can be specified (0 to 63 clocks)

Single transfer/repeat transfer selectable

- On-chip dedicated baud rate generator (6/8/16/32 divisions)
- 3-wire SOA0: Serial data output

SIA0: Serial data input

SCKA0: Serial clock I/O

- Transmission/reception completion interrupt request signal: INTCSIA0
- Internal 32-byte buffer RAM

# 17.2 Configuration


CSIA0 includes the following hardware.

Table 17-1.	Configuration of CSIA0
-------------	------------------------

Item	Configuration
Registers	Serial I/O shift register A0 (SIOA0) Automatic data transfer address count register 0 (ADTC0) CSIA0 buffer RAM (CSIA0Bm, CSIA0BmL, CSIA0BmH) (m = 0 to F)
Control registers	Serial operation mode specification register 0 (CSIMA0) Serial status register 0 (CSIS0) Serial trigger register 0 (CSIT0) Divisor selection register 0 (BRGCA0) Automatic data transfer address point specification register 0 (ADTP0) Automatic data transfer interval specification register 0 (ADTI0)

Remark For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.

Figure 17-1. Block Diagram of CSIA0



495

User's Manual U16891EJ2V0UD

#### (1) Serial I/O shift register A0 (SIOA0)

This is an 8-bit register used to store transmit/receive data in 1-byte transfer mode (CSIMA0.ATE0 bit = 0). Writing transmit data to the SIOA0 register starts the transfer. In addition, after a transfer completion interrupt request signal (INTCSIA0) is generated (CSIS0.TSF0 bit = 0), data can be received by reading data from the SIOA0 register.

This register can be read or written in 8-bit units. However, writing to the SIOA0 register is prohibited when the TSF0 bit = 1.

Reset sets this register to 00H.


- Cautions 1. A transfer operation is started by writing to the SIOA0 register. Consequently, when transmission is disabled (CSIMA0.TXEA0 bit = 0), write dummy data to the SIOA0 register to start the transfer operation, and then perform a receive operation.
  - 2. Do not write data to the SIOA0 register while the automatic transmit/receive function is operating.

After res	set: 00H	R/W	Address:	FFFFFD46	6H			
	7	6	5	4	3	2	1	0
SIOA0	SIOA07	SIOA06	SIOA05	SIOA04	SIOA03	SIOA02	SIOA01	SIOA00

# (2) Automatic data transfer address count register 0 (ADTC0)

This is a register used to indicate buffer RAM addresses during automatic transfer. When automatic transfer is stopped, the data position when transfer stopped can be ascertained by reading ADTC0 register value. This register is read-only in 8-bit units. However, reading from the ADTC0 register is prohibited when the CSIS0.TSF0 bit = 1.

Reset sets this register to 00H.



# 17.3 Registers

Serial interface CSIA0 is controlled by the following six registers.

- Serial operation mode specification register 0 (CSIMA0)
- Serial status register 0 (CSIS0)
- Serial trigger register 0 (CSIT0)
- Divisor selection register 0 (BRGCA0)
- Automatic data transfer address point specification register 0 (ADTP0)
- Automatic data transfer interval specification register 0 (ADTI0)

# (1) Serial operation mode specification register 0 (CSIMA0)

This is an 8-bit register used to control the serial transfer operation. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

	<7>	6	5	4	<3>	<2>	<1>	0					
CSIMA0	CSIAE0	ATE0	ATM0	MASTER0	TXEA0	RXEA0	DIRA0	0					
	CSIAE0		C	SIA0 operati	on enable/	disable cor	ntrol						
	0	Disable C	sable CSIA0 operation (SOA0: Low level, SCKA0: High level)										
	1		Enable CSIA0 operation										
	<ul> <li>When t the CS</li> <li>If the C initialize CSIA0</li> <li>If the C</li> </ul>	<ul> <li>When the CSIAE0 bit is cleared to 0, the CSIA0 unit is reset<sup>Note</sup> asynchronously.</li> <li>When the CSIAE0 bit = 0, the CSIA0 unit is reset, so to operate CSIA0, first set the CSIAE0 bit to 1.</li> <li>If the CSIAE0 bit is cleared from 1 to 0, all the registers in the CSIA0 unit are initialized. Before the CSIAE0 bit is set to 1 again, first re-set the registers of the CSIA0 unit.</li> <li>If the CSIAE0 bit is cleared from 1 to 0, the buffer RAM value is not held. Also, when the CSIAE0 bit = 0, the buffer RAM cannot be accessed.</li> </ul>											
	ATE0		Automat	ic transfer o	peration er	nable/disab	le control						
	0	0 1-byte transfer mode											
	1 Automatic transfer mode												
	ATM0	M0 Specification of automatic transfer mode											
	0	Single transfer mode (stops at address specified with ADTP0 register)											
	1	1 Repeat transfer mode (Following transfer completion, the ADTC0 register is cleared to 00H and transmission starts again.)											
	MASTER0		Spe	cification of	CSIA0 ma	ster/slave r	node						
	0	Slave mo	de (synchr	onized with	SCKA0 inp	out clock)							
	1	Master m	ode (syncl	nronized with	internal c	lock)							
	TXEA0		-	Fransmissior	n enable/di	sable cont	rol						
	0	Disable tr	ansmissio	n (SOA0: Lo	w level)								
	1	Enable tra	ansmissior	ı									
	RXEA0			Reception e	enable/disa	able contro							
	0	Disable re	eception										
	1	Enable re	eception										
	DIRA0		S	pecification	of transfer	data direct	ion						
	0	MSB first											
	1	LSB first											

# (2) Serial status register 0 (CSIS0)

This is an 8-bit register used to select the serial clock and to indicate the transfer status of CSIA0. This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H. However, rewriting the CSIS0 register is prohibited when the TSF0 bit is 1.

	set: 00H	R/W	Address:									
	7	6	5	4	3	2	1		0			
CSIS0	CKSA01	CKSA00	0	0	0	0	0		TSF0			
	CKSA01	CKSA00		Seria	I clock (fscka) s	election <sup>Note</sup>						
					20 MHz	16 MH:	z	1	0 MHz			
	0	0	fxx		Setting prohibited	Setting prohi	bited	1	100 ns			
	0	1	fxx/2		100 ns	125 ns	;	2	200 ns			
	1	0	fxx/4		200 ns	250 ns		4	100 ns			
	1	1	fxx/8		400 ns	500 ns		8	300 ns			
	Rewriting	Rewriting CSIS0 is prohibited when the CSIMA0.CSIAE0 bit is 1.										
	TSF0	TSF0 Transfer status										
	0	0 CSIAE0 bit = 0 At reset input At completion of specified transfer When transfer has been suspended by setting the CSIT0.ATSTP0 bit to 1										
	1	1 From transfer start to completion of specified transfer										
	•	<b>lote</b> Set fSCKA so as to satisfy the following conditions. • $V_{DD} = REGC = 4.0$ to 5.5 V: fSCKA $\leq 12$ MHz • $V_{DD} = 4.0$ to 5.5 V, REGC = 10 $\mu$ F: fSCKA $\leq 6$ MHz • $V_{DD} = REGC = 2.7$ to 4.0 V: fSCKA $\leq 6$ MHz										
	Cautions	<ul> <li>autions 1. The TSF0 bit is read-only.</li> <li>2. When the TSF0 bit = 1, rewriting the CSIMA0, CSIS0, BR0 ADTP0, ADTI0, and SIOA0 registers is prohibited. However, the transfer buffer RAM can be rewritten.</li> <li>3. Be sure to clear bits 1 to 5 to "0".</li> </ul>										

# (3) Serial trigger register 0 (CSIT0)

The CSIT0 register between the buffer RAM and shift register is an 8-bit register used to control execution/stop of automatic data transfer.

This register can be read or written in 8-bit or 1-bit units. However, manipulate only when the CSIMA0.ATE0 bit is 1 (manipulation prohibited when ATE0 bit = 0).

Reset sets this register to 00H.

After res	set: 00H	R/W	Address:	FFFFFD42	н				
	7	6	5	4	3	2	<1>	<0>	
CSIT0	0	0 0 0 0 0 0 ATSTP0 ATSTAC							
	ATSTP0		А	utomatic da	ata transfe	r suspensio	on		
	0				-				
	1	Stop auto	matic data	transfer					
	Even whe	n the ATS	P0 bit is se	t to 1, trans	er does no	ot stop until	1 byte has	been	
	transferre	d.							
	1 is held u	until immed	liately befor	re the trans	mission/re	ception co	mpletion int	terrupt	
	1 ·	gnal (INTC	CSIA0) is ge	enerated, ar	nd ATSTP	) is automa	atically clea	red to 0	
	after that.		. (					(	
				en suspend CO registe		la address	at the poin	t of	
	· ·			data transf		ovided. so	if transfer	has been	
				P0 bit to 1,	•				
	ATSTA0 b	oit to 1 to s	tart automa	tic data tra	nsfer.				
	ATSTA0			Automati	c data tran	sfer start			
	0				-				
	1	1 Start automatic data transfer							
	Even whe	n the ATS	TA0 bit is s	et to 1, auto	matic data	a transfer c	loes not sta	art until 1	
	byte has t	been trans	ferred.						
			,	re the INTC	SIA0 signa	al is genera	ated, and A	TSTA0 is	
	automatic	ally cleare	d to 0 after	that.					

# (4) Divisor selection register 0 (BRGCA0)

This is an 8-bit register used to control the serial transfer speed (divisor of CSIA clock).

This register can be read or written in 8-bit units. However, when the CSIS0.TSF0 bit is 1, rewriting the BRGCA0 register is prohibited.

Reset sets this register to 03H.

After res	set: 03H	R/W	Address:	FFFFFD43	4			
	7	6	5	4	3	2	1	0
BRGCA0	0	0	0	0	0	0	BRGC01	BRGC00
	BRGC01	BRGC00	Sele	ction of CSI	A0 serial o	clock (fscкa	division ra	tio)
	0	0	6 (fscка/6)					
	0	1	8 (fscка/8)					
	1	0	16 (fscка/1	16)				
	1	1	32 (fscка/3	32)				

#### (5) Automatic data transfer address point specification register 0 (ADTP0)

This is an 8-bit register used to specify the buffer RAM address that ends transfer during automatic data transfer (CSIMA0.ATE0 bit = 1).

This register can be read or written in 8-bit units. However, when the CSIS0.TSF0 bit is 1, rewriting the ADTP0 register is prohibited.

Reset sets this register to 00H.

In the V850ES/KF1, 00H to 1FH can be specified because 32 bytes of buffer RAM are incorporated.

Example When the ADTP0 register is set to 07H

8 bytes of FFFFE00H to FFFFE07H are transferred.

In repeat transfer mode (CSIMA0.ATM0 bit = 1), transfer is performed repeatedly up to the address value specified by the ADTP0 register.

**Example** When the ADTP0 register is set to 07H (repeat transfer mode) Transfer is repeated as FFFFE00H to FFFFE07H, ....

After res	set: 00H	R/W	Address:	FFFFFD44	ιH			
	7	6	5	4	3	2	1	0
ADTP0	0	0	0	ADTP04	ADTP03	ADTP02	ADTP01	ADTP00
	Caution	Be sure	to clear I	bits 5 to 7	′ to "0".			

The relationship between buffer RAM address values and the ADTP0 register setting values is shown below.

Buffer RAM Address Value	ADTP0 Register Setting Value	Buffer RAM Address Value	ADTP0 Register Setting Value
FFFFE00H	00H	FFFFE10H	10H
FFFFE01H	01H	FFFFE11H	11H
FFFFE02H	02H	FFFFE12H	12H
FFFFE03H	03H	FFFFE13H	13H
FFFFE04H	04H	FFFFE14H	14H
FFFFE05H	05H	FFFFE15H	15H
FFFFE06H	06H	FFFFE16H	16H
FFFFE07H	07H	FFFFE17H	17H
FFFFE08H	08H	FFFFE18H	18H
FFFFE09H	09H	FFFFE19H	19H
FFFFE0AH	0AH	FFFFE1AH	1AH
FFFFE0BH	0BH	FFFFE1BH	1BH
FFFFE0CH	0CH	FFFFE1CH	1CH
FFFFE0DH	0DH	FFFFE1DH	1DH
FFFFE0EH	0EH	FFFFE1EH	1EH
FFFFE0FH	0FH	FFFFE1FH	1FH

Table 17-2. Relationship Between Buffer RAM Address Values and ADTP0 Register Setting Values

#### (6) Automatic data transfer interval specification register 0 (ADTI0)

This is an 8-bit register used to specify the interval period between 1-byte transfers during automatic data transfer (CSIMA0.ATE0 bit = 1).

Set this register when in master mode (CSIMA0.MASTER0 bit = 1) (setting is unnecessary in slave mode). Setting in 1-byte transfer mode (ATE0 bit = 0) is also valid. When the interval time specified by the ADTI0 register after the end of 1-byte transfer has elapsed, a transmission/reception completion interrupt request signal (INTCSIA0) is output. The number of clocks for the interval can be set to between 0 and 63 clocks. This register can be read or written in 8-bit units. However, when the CSIS0.TSF0 bit is 1, rewriting the ADTI0 register is prohibited.

Reset sets this register to 00H.

After rea	set: 00H	R/W	Address:	FFFFFD4	5H			
	7	6	5	4	3	2	1	0
ADTI0	0	0	ADTI05	ADTI04	ADTI03	ADTI02	ADTI01	ADTI00

The specified interval time is the transfer clock (specified by the BRGCA0 register) multiplied by an integer value.

<b>Example</b> When ADTI0 register = 03H	
Interval time of 3 clocks	

#### (7) CSIA0 buffer RAM (CSIA0Bm)

This area holds transmit/receive data (up to 32 bytes) in automatic transfer mode in 1-byte units.

This register can be read or written in 16-bit units. However, when the higher 8 bits and the lower 8 bits of the CSIA0Bm register are used as the CSIA0BmH register and CSIA0BmL register, respectively, these registers can be read or written in 8-bit units.

After automatic transfer is started, only data equal to one byte more than the number of bytes stored in the ADTP0 register is transmitted/received in sequence from the CSIA0B0L register.

- Cautions 1. To read the value of the CSIA0Bm register after data is written to the register, wait for the duration of more than six clocks of fscka (serial clock set by the CSIS0.CKSA01 and CSIS0.CKSA00 bits) or until data is written to the buffer RAM at another address.
  - 2. When the main clock stops and the CPU operates on the subclock, do not access the CSIA0Bm register.

For details, refer to 3.4.8 (1) (b).

Remark m = 0 to F

# Table 17-3. CSIA0 Buffer RAM

Address	Symbol	R/W	Manipula	table Bits	After Reset	
			8	16		
FFFFE00H	CSIA0B0	R/W			Undefined	
FFFFE00H	CSIA0B0L	R/W			Undefined	
FFFFE01H	CSIA0B0H	R/W			Undefined	
FFFFE02H	CSIA0B1	R/W			Undefined	
FFFFE02H	CSIA0B1L	R/W			Undefined	
FFFFE03H	CSIA0B1H	R/W			Undefined	
FFFFE04H	CSIA0B2	R/W			Undefined	
FFFFE04H	CSIA0B2L	R/W			Undefined	
FFFFE05H	CSIA0B2H	R/W			Undefined	
FFFFE06H	CSIA0B3	R/W			Undefined	
FFFFE06H	CSIA0B3L	R/W			Undefined	
FFFFE07H	CSIA0B3H	R/W			Undefined	
FFFFE08H	CSIA0B4	R/W			Undefined	
FFFFE08H	CSIA0B4L	B/W			Undefined	
FFFFE09H	CSIA0B4H	B/W	√		Undefined	
FFFFE0AH	CSIA0B5	B/W			Undefined	
FFFFE0AH	CSIA0B5L	R/W			Undefined	
FFFFE0BH	CSIA0B5H	R/W			Undefined	
FFFFE0CH	CSIA0B6	B/W	, v		Undefined	
FFFFE0CH	CSIA0B6L	R/W	√	v	Undefined	
FFFFE0DH	CSIA0B6H	R/W	 √		Undefined	
FFFFE0EH	CSIA0B0H CSIA0B7	B/W	V		Undefined	
FFFFE0EH	CSIA0B7 CSIA0B7L	R/W		N		
			√ √		Undefined	
FFFFE0FH	CSIA0B7H	R/W	N	1	Undefined	
FFFFE10H	CSIA0B8	R/W	1		Undefined	
FFFFE10H	CSIA0B8L	R/W	V		Undefined	
FFFFE11H	CSIA0B8H	R/W	V	1	Undefined	
FFFFE12H	CSIA0B9	R/W			Undefined	
FFFFE12H	CSIA0B9L	R/W	√		Undefined	
FFFFE13H	CSIA0B9H	R/W	√		Undefined	
FFFFE14H	CSIA0BA	R/W			Undefined	
FFFFE14H	CSIA0BAL	R/W	√		Undefined	
FFFFE15H	CSIA0BAH	R/W	√		Undefined	
FFFFE16H	CSIA0BB	R/W			Undefined	
FFFFE16H	CSIA0BBL	R/W			Undefined	
FFFFE17H	CSIA0BBH	R/W			Undefined	
FFFFE18H	CSIA0BC	R/W		$\checkmark$	Undefined	
FFFFE18H	CSIA0BCL	R/W			Undefined	
FFFFE19H	CSIA0BCH	R/W			Undefined	
FFFFE1AH	CSIA0BD	R/W		$\checkmark$	Undefined	
FFFFE1AH	CSIA0BDL	R/W	$\checkmark$		Undefined	
FFFFE1BH	CSIA0BDH	R/W	$\checkmark$		Undefined	
FFFFE1CH	CSIA0BE	R/W		$\checkmark$	Undefined	
FFFFE1CH	CSIA0BEL	R/W			Undefined	
FFFFE1DH	CSIA0BEH	R/W			Undefined	
FFFFE1EH	CSIA0BF	R/W			Undefined	
FFFFE1EH	CSIA0BFL	R/W			Undefined	
FFFFE1FH	CSIA0BFH	R/W			Undefined	

# 17.4 Operation

CSIA0 can be used in the following two modes.

- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

# 17.4.1 3-wire serial I/O mode

The one-byte data transmission/reception is executed in the mode in which the CSIMA0.ATE0 bit is cleared to 0. In this mode, communication is executed by using three lines: serial clock (SCKA0), serial data output (SOA0), and serial data input (SIA0) pins.

The 3-wire serial I/O mode is controlled by the following three registers.

- Serial operation mode specification register 0 (CSIMA0)
- Serial status register 0 (CSIS0)
- Divisor selection register 0 (BRGCA0)
- Remark For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.

#### (1) 1-byte transmission/reception communication operation

#### (a) 1-byte transmission/reception

When the CSIMA0.CSIAE0 bit and the CSIMA0.ATE0 bit = 1, 0, respectively, if transfer data is written to the SIOA0 register, the data is output via the SOA0 pin in synchronization with the  $\overline{SCKA0}$  pin falling edge, and then input via the SIA0 pin in synchronization with the falling edge of the  $\overline{SCKA0}$  pin, and stored in the SIOA0 register in synchronization with the rising edge 1 clock later.

Data transmission and data reception can be performed simultaneously.

If only reception is to be performed, transfer can only be started by writing a dummy value to the SIOA0 register.

When transfer of 1 byte is complete, a transmission/reception completion interrupt request signal (INTCSIA0) is generated.

In 1-byte transmission/reception, the setting of the CSIMA0.ATM0 bit is invalid.

Be sure to read data after confirming that the CSIS0.TSF0 bit = 0.

## Caution Determine the setting procedure of alternate-function pins considering the relationship with the communication partner.





Figure 17-2. 3-Wire Serial I/O Mode Timing

#### (b) Data format

In the data format, data is changed in synchronization with the  $\overline{SCKA0}$  pin falling edge as shown in Figure 17-3.

The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of the CSIMA0.DIRA0 bit.





#### (c) Switching MSB/LSB as start bit

Figure 17-4 shows the configuration of the SIOA0 register and the internal bus. As shown in the figure, MSB/LSB can be read or written in reverse form.

Switching MSB/LSB as the start bit can be specified using the CSIMA0.DIRA0 bit.

Start bit switching is realized by switching the bit order for data written to the SIOA0 register. The SIOA0 register shift order remains unchanged.

Thus, switching between MSB-first and LSB-first must be performed before writing data to the SIOA0 register.




Figure 17-4. Transfer Bit Order Switching Circuit

#### (d) Transfer start

Serial transfer is started by setting transfer data to the SIOA0 register when the following two conditions are satisfied.

- CSIA0 operation control bit (CSIMA0.CSIAE0) = 1
- Other than during serial communication

## Caution If the CSIAE0 bit is set to 1 after data is written to the SIOA0 register, communication does not start.

Upon termination of 8-bit communication, serial communication automatically stops and the transmission/reception completion interrupt request signal (INTCSIA0) is generated.

#### 17.4.2 3-wire serial I/O mode with automatic transmit/receive function

Up to 32 bytes of data can be transmitted/received without using software in the mode in which the CSIMA0.ATE0 bit is set to 1. After communication is started, only data of the set number of bytes stored in RAM in advance can be transmitted, and only data of the set number of bytes can be received and stored in RAM.

The 3-wire serial I/O mode with automatic transmit/receive function is controlled by the following registers.

- Serial operation mode specification register 0 (CSIMA0)
- Serial status register 0 (CSIS0)
- Serial trigger register 0 (CSIT0)
- Divisor selection register 0 (BRGCA0)
- Automatic data transfer address point specification register 0 (ADTP0)
- Automatic data transfer interval specification register 0 (ADTI0)

### Remark For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.

#### (1) Automatic transmit/receive data setting

#### (a) Transmit data setting

- <1> Write transmit data from the least significant address FFFFE00H of buffer RAM (up to FFFFE1FH at maximum). The transmit data should be in the order from lower address to higher address.
- <2> Set the ADTP0 register to the value obtained by subtracting 1 from the number of transmit data bytes.

#### (b) Automatic transmission/reception mode setting

- <1> Set the CSIMA0.CSIAE0 bit and the CSIMA0.ATE0 bit to 11.
- <2> Set the CSIMA0.RXEA0 bit and the CSIMA0.TXEA0 bit to 11.
- <3> Set a data transfer interval in the ADTI0 register.
- <4> Set the CSIT0.ATSTA0 bit to 1.

The following operations are automatically carried out when (a) and (b) are carried out.

- After the buffer RAM data indicated by the ADTC0 register (initial value: 00H) is transferred to the SIOA0 register, transmission is carried out (start of automatic transmission/reception).
- The received data is written to the buffer RAM address indicated by the ADTC0 register.
- The ADTC0 register is incremented and the next data transmission/reception is carried out. Data transmission/reception continues until the ADTC0 register incremental output matches the set value of the ADTP0 register (end of automatic transmission/reception). However, if the CSIMA0.ATM0 bit is set to 1 (continuous transfer mode), the ADTC0 register is cleared after a match between the ADTP0 and ADTC0 registers, and then repeated transmission/reception is started.
- When automatic transmission/reception is terminated, the CSIS0.TSF0 bit is cleared to 0.

## Caution Determine the setting procedure of alternate-function pins considering the relationship with the communication partner.

#### (2) Automatic transmission/reception communication operation

#### (a) Automatic transmission/reception mode

Automatic transmission/reception can be performed using buffer RAM.

The data stored in the buffer RAM is output from the SOA0 pin via the SIOA0 register in synchronization with the SCKA0 pin falling edge by performing (a) and (b) in (1) Automatic transmit/receive data setting.

The data is then input from the SIA0 pin via the SIOA0 register in synchronization with the falling edge of the  $\overline{\text{SCKA0}}$  pin and the receive data is stored in the buffer RAM in synchronization with the rising edge 1 clock later.

Data transfer ends if the CSIS0.TSF0 bit is cleared to 0 when any of the following conditions is met.

- Reset by clearing the CSIMA0.CSIAE0 bit to 0
- Transfer of 1 byte is complete by setting the CSIT0.ATSTP0 bit to 1
- Transfer of the range specified by the ADTP0 register is complete

At this time, a transmission/reception completion interrupt request signal (INTCSIA0) is generated except when the CSIAE0 bit = 0.

If a transfer is terminated in the middle, transfer starting from the remaining data is not possible. Read the ADTC0 register to confirm how much of the data has already been transferred, set the transfer data again, and perform (a) and (b) in **(1)** Automatic transmit/receive data setting.

Figure 17-5 shows the operation timing in automatic transmission/reception mode and Figure 17-6 shows the operation flowchart. Figure 17-7 shows the operation of the buffer RAM when 6 bytes of data are transmitted/received.




Figure 17-5. Automatic Transmission/Reception Mode Operation Timings




Figure 17-6. Automatic Transmission/Reception Mode Flowchart

In 6-byte transmission/reception (CSIMA0.ATM0 bit = 0, CSIMA0.RXEA0 bit = 1, CSIMA0.TXEA0 bit = 1) in automatic transmission/reception mode, buffer RAM operates as follows.

#### (i) When transmission/reception operation is started (refer to Figure 17-7 (a).)

When the CSIT0.ATSTA0 bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOA0 register. When transmission of the first byte is completed, receive data 1 (R1) is transferred from the SIOA0 register to the buffer RAM, and the ADTC0 register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOA0 register.


#### (ii) 4th byte transmission/reception point (refer to Figure 17-7 (b).)


Transmission/reception of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to the SIOA0 register. When transmission of the fourth byte is completed, the receive data 4 (R4) is transferred from the SIOA0 register to the buffer RAM, and the value of the ADTC0 register is incremented.

#### (iii) Completion of transmission/reception (refer to Figure 17-7 (c).)

When transmission of the sixth byte is completed, receive data 6 (R6) is transferred from the SIOA0 register to the buffer RAM, and the transmission/reception completion interrupt request signal (INTCSIA0) is generated.

#### Figure 17-7. Buffer RAM Operation in 6-Byte Transmission/Reception (in Automatic Transmission/Reception Mode) (1/2)





#### Figure 17-7. Buffer RAM Operation in 6-Byte Transmission/Reception (in Automatic Transmission/Reception Mode) (2/2)

#### (b) Automatic transmission mode

In this mode, the specified number of 8-bit unit data are transmitted.

Serial transfer is started when the CSIT0.ATSTA0 bit is set to 1 while the CSIMA0.CSIAE0, CSIMA0.ATE0, and CSIMA0.TXEA0 bits are set to 1.

When the final byte has been transmitted, an interrupt request signal (INTCSIA0) is generated.

Figure 17-8 shows the automatic transmission mode operation timing, and Figure 17-9 shows the operation flowchart. Figure 17-10 shows the operation of the buffer RAM when 6 bytes of data are transmitted.



SCKA0	Interval   Interval
SOA0	XD7XD6XD5XD4XD3XD2XD1XD0 XD7XD6XD5XD4XD3XD2XD1XD0
INTCSIA0	\́
TSF0	
Ca	<ol> <li>Because, in the automatic transmission mode, the automatic transmit/receive function reads data from the buffer RAM after 1-byte transmission, an interval is inserted until the next transmission. As the buffer RAM read is performed at the same time as CPU processing, the interval is dependent upon the value of the ADTI0 register.</li> <li>When the TSF0 bit is cleared, the SOA0 pin becomes low level.</li> <li>If CPU access to the buffer RAM conflicts with CSIA0 read/write during the interval time, the interval time becomes longer.</li> </ol>




Figure 17-9. Automatic Transmission Mode Flowchart

In 6-byte transmission (CSIMA0.ATM0 bit = 0, CSIMA0.RXEA0 bit = 0, CSIMA0.TXEA0 bit = 1, CSIMA0.ATE0 bit = 1) in automatic transmission mode, buffer RAM operates as follows.

#### (i) When transmission is started (refer to Figure 17-10 (a).)

When the CSIT0.ATSTA0 bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOA0 register. When transmission of the first byte is completed, the ADTC0 register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOA0 register.


#### (ii) 4th byte transmission point (refer to Figure 17-10 (b).)


Transmission of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to the SIOA0 register. When transmission of the fourth byte is completed, the value of the ADTC0 register is incremented.


#### (iii) Completion of transmission (refer to Figure 17-10 (c).)

When transmission of the sixth byte is completed, the interrupt request signal (INTCSIA0) is generated, and the TFS0 flag is cleared to 0.

#### Figure 17-10. Buffer RAM Operation in 6-Byte Transmission (in Automatic Transmission Mode) (1/2)







#### (c) Repeat transmission mode


In this mode, data stored in the buffer RAM is transmitted repeatedly.

Serial transfer is started when the CSIT0.ATSTA0 bit is set to 1 while the CSIMA0.CSIAE0, CSIMA0.ATE0, CSIMA0.ATM0, and CSIMA0.TXEA0 bits are set to 1.

Unlike the basic transmission mode, after the specified number of bytes has been transmitted, the transmission/reception completion interrupt request signal (INTCSIA0) is not generated, the ADTC0 register is reset to 0, and the buffer RAM contents are transmitted again.

The repeat transmission mode operation timing is shown in Figure 17-11, and the operation flowchart in Figure 17-12. Figure 17-13 shows the operation of the buffer RAM when 6 bytes of data are transmitted in the repeat transmission mode.








Figure 17-12. Repeat Transmission Mode Flowchart

In 6-byte transmission (CSIMA0.ATM0 bit = 1, CSIMA0.RXEA0 bit = 0, CSIMA0.TXEA0 bit = 1, CSIMA0.ATE0 bit = 1) in repeat transmission mode, buffer RAM operates as follows.

#### (i) When transmission is started (refer to Figure 17-13 (a).)

When the CSIT0.ATSTA0 bit is set to 1, transmit data 1 (T1) is transferred from the buffer RAM to the SIOA0 register. When transmission of the first byte is completed, the value of the ADTC0 register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOA0 register.

#### (ii) Upon completion of transmission of 6 bytes (refer to Figure 17-13 (b).)


When transmission of the sixth byte is completed, the interrupt request signal (INTCSIA0) is not generated.

The ADTC0 register is reset to 0.

#### (iii) 7th byte transmission point (refer to Figure 17-13 (c).)

Transmit data 1 (T1) is transferred from the buffer RAM to the SIOA0 register again. When transmission of the first byte is completed, the value of the ADTC0 register is incremented. Then transmit data 2 (T2) is transferred from the buffer RAM to the SIOA0 register.

#### Figure 17-13. Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (1/2)







Figure 17-13. Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (2/2)

#### (d) Data format

In the data format, data is changed in synchronization with the  $\overline{SCKA0}$  pin falling edge as shown in Figure 17-14.

The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of the CSIMA0.DIRA0 bit.





#### (e) Automatic transmission/reception suspension and restart


Automatic transmission/reception can be temporarily suspended by setting the CSIT0.ATSTP0 bit to 1. During 8-bit data transfer, the transmission/reception is not suspended. It is suspended upon completion of 8-bit data transfer.

When suspended, the CSIS0.TSF0 bit is cleared to 0 after transfer of the 8th bit.

To restart automatic transmission/reception, set the CSIT0.ATSTA0 bit to 1. The remaining data can be transmitted in this way.

- Cautions 1. If the IDLE instruction is executed during automatic transmission/reception, transfer is suspended and the IDLE mode is set if during 8-bit data transfer. When the IDLE mode is cleared, automatic transmission/reception is restarted from the suspended point.
  - 2. When suspending automatic transmission/reception, do not change the operating mode to 3-wire serial I/O mode while the TSF0 bit = 1.





To use the I<sup>2</sup>C bus function, use the P38/SDA0 and P39/SCL0 pins as the serial transmit/receive data I/O pin (SDA0) and serial clock I/O pin (SCL0), respectively, and set them to N-ch open-drain output.

In the V850ES/KF1, one channel of  $I^2C$  bus is provided. The products with an on-chip  $I^2C$  bus are shown below.

μPD703208Y, 703209Y, 703210Y, 703211Y, 70F3210Y, 70F3210HY, 70F3211HY

#### **18.1 Features**

The I<sup>2</sup>C0 has the following two modes.

- Operation stop mode
- I<sup>2</sup>C (Inter IC) bus mode (multimaster supported)

#### (1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

#### (2) I<sup>2</sup>C bus mode (multimaster supported)


This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCL0) line and a serial data bus (SDA0) line.

This mode complies with the I<sup>2</sup>C bus format and the master device can generate "start condition", "address", "transfer direction specification", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received state and data by hardware. This function can simplify the part of application program that controls the I<sup>2</sup>C bus.

Since the SCL0 and SDA0 pins are used for N-ch open drain outputs, I<sup>2</sup>C0 requires pull-up resistors for the serial clock line and the serial data bus line.



Figure 18-1. Block Diagram of I<sup>2</sup>C0



A serial bus configuration example is shown below.




Figure 18-2. Serial Bus Configuration Example Using  $l^2C$  Bus

#### 18.2 Configuration

l<sup>2</sup>C0 includes the following hardware.

Table 18-1.	Configuration of I <sup>2</sup> C0
-------------	------------------------------------

Item	Configuration
Registers	IIC shift register 0 (IIC0) Slave address register 0 (SVA0)
Control registers	IIC control register 0 (IICC0) IIC status register 0 (IICS0) IIC flag register 0 (IICCF0) IIC clock selection register 0 (IICCL0) IIC function expansion register 0 (IICX0)

#### (1) IIC shift register 0 (IIC0)

The IIC0 register is used to convert 8-bit serial data to 8-bit parallel data and to convert 8-bit parallel data to 8bit serial data. The IIC0 register can be used for both transmission and reception.

Write and read operations to the IIC0 register are used to control the actual transmit and receive operations. The IIC0 register can be read or written in 8-bit units.

Reset sets IIC0 to 00H.

#### (2) Slave address register 0 (SVA0)

The SVA0 register sets local addresses when in slave mode. The SVA0 register can be read or written in 8-bit units. Reset sets SVA0 to 00H.

#### (3) SO latch

The SO latch is used to retain the SDA0 pin's output level.

#### (4) Wakeup controller

This circuit generates an interrupt request signal (INTIIC0) when the address received by this register matches the address value set to the SVA0 register or when an extension code is received.

#### (5) Prescaler

This selects the sampling clock to be used.

#### (6) Serial clock counter

This counter counts the serial clocks that are output and the serial clocks that are input during transmit/receive operations and is used to verify that 8-bit data was sent or received.

#### (7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIIC0). An  $I^2C$  interrupt is generated following either of two triggers.

- Falling of the eighth or ninth clock of the serial clock (set by IICC0.WTIM0 bit)
- Interrupt request generated when a stop condition is detected (set by IICC0.SPIE0 bit)

#### (8) Serial clock controller

In master mode, this circuit generates the clock output via the SCL0 pin from a sampling clock.

#### (9) Serial clock wait controller

This circuit controls the wait timing.

(10)  $\overline{\text{ACK}}$  generator, stop condition detector, start condition detector, and  $\overline{\text{ACK}}$  detector

These circuits are used to generate and detect various statuses.

#### (11) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

#### (12) Start condition generator

This circuit generates a start condition when the IICC0.STT0 bit is set. However, in the communication reservation disabled status (IICF0.IICRSV0 bit = 1), when the bus is not released (IICF0.IICBSY0 bit = 1), start condition requests are ignored and the IICF0.STCF0 bit is set to 1.

#### (13) Stop condition generator

A stop condition is generated when the IIC0.SPT0 bit is set (1).

#### (14) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions. However, as the bus status cannot be detected immediately following operation, the initial status is set by the IICF0.STCEN0 bit.

#### 18.3 Registers

I<sup>2</sup>C0 is controlled by the following registers.

- IIC control register 0 (IICC0)
- IIC status register 0 (IICS0)
- IIC flag register 0 (IICF0)
- IIC clock selection register 0 (IICCL0)
- IIC function expansion register 0 (IICX0)

The following registers are also used.

- IIC shift register 0 (IIC0)
- Slave address register 0 (SVA0)

## Remark For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pins Are Used for Alternate Functions.

#### (1) IIC control register 0 (IICC0)

The IICC0 register is used to enable/stop I<sup>2</sup>C0 operations, set wait timing, and set other I<sup>2</sup>C operations. The IICC0 register can be read or written in 8-bit or 1-bit units. However, set the SPIE0, WTIM0, and ACKE0 bits when the IICE0 bit is 0 or during the wait period. When setting the IICE0 bit from "0" to "1", these bits can also be set at the same time.

Reset sets this register to 00H.

#### CHAPTER 18 I'C BUS

	<	7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IICC0	IIC	CE0	LREL0	WREL0	SPIE0	WTIM0	ACKE0	STT0	SPT0	7
			•			•	•			
IICE0 I <sup>2</sup> C0 operation enable/disable specification					ification					
0		Stop	operation. F	leset the IICS	60 register <sup>∾₀</sup>	<sup>1</sup> . Stop inte	rnal operatior	າ.		
1	1 Enable operation.									
Be sure	to set	this bit	to 1 when th	e SCL0 and	SDA0 lines a	are high leve	I.			
Conditio	on for c	learing	(IICE0 bit =	0)		Conc	lition for setti	ng (IICE0 bit	= 1)	
<ul><li>Cleare</li><li>Reset</li></ul>	-	structio	on			• Set	by instructio	n		
	r									
LREL0 <sup>Note 2</sup>					Exit	from commu	inications			
0	Norn	nal ope	eration							
	The	5110,	SP10, 11050	.MSTS0, IICS	50.EXC0, IIC	50.0010, III	550. I RCU, II	CSU.ACKDU	, and itest	
are met.	ndby m		bllowing exit	from commu			ct until the fo	llowing com	munication	s entry cor
are met. • After a	ndby m . stop c	node fo	bllowing exit	from commu I, restart is in code receptio	master mod	le.		llowing com	munication	s entry cor
are met. • After a • An ado	ndby m a stop c dress n	node fo conditio natch o	bllowing exit	l, restart is in code receptio	master mod	le. er the start c		_		s entry cor
are met. • After a • An add Conditio	ndby m stop c dress n on for c	node fo conditio natch o learing	bllowing exit	l, restart is in code receptio = 0)	master mod	le. er the start c Condi	ondition.	g (LREL0 bi		s entry cor
are met. • After a • An add Condition • Autom	ndby m a stop o dress n on for c natically	node fo conditio natch o learing	ollowing exit on is detected or extension of (LREL0 bit =	l, restart is in code receptio = 0)	master moc n occurs aft	le. er the start c Condi	ondition. tion for settin by instruction	g (LREL0 bi		s entry cor
are met. • After a • An add Condition • Autom • Reset	ndby m a stop o dress n on for c natically	node fo conditio natch o learing / cleare	ollowing exit on is detected or extension of (LREL0 bit =	d, restart is in code receptio = 0) ution	master moc n occurs aft	le. er the start c Condi • Set	ondition. tion for settin by instruction	g (LREL0 bi		s entry cor
are met. • After a • An add Conditio • Autom • Reset	ndby m a stop o dress n on for c natically	node fo conditio natch o learing / cleare	ollowing exit on is detected or extension of (LREL0 bit = ed after exec	d, restart is in code receptio = 0) ution	master moo	de. er the start c Condi • Set Wait cancella	ondition. tion for settin by instruction ation control	g (LREL0 bi		s entry cor
are met. • After a • An add Condition • Autom • Reset WRELC 0 1	ndby m a stop o dress n on for c natically	node fo conditio natch o learing / cleare Do no Canc	ollowing exit on is detected or extension of (LREL0 bit = ed after exec	d, restart is in code receptio = 0) ution t t setting is au	master moo	le. er the start c Condi • Set Wait cancella	ondition. tion for settin by instruction ation control	g (LREL0 bi	t = 1)	s entry cor

**2.** This flag's signal is invalid when the IICE0 bit = 0.

# <R> Caution If the I<sup>2</sup>C0 operation is enabled (IICE0 bit = 1) when the SCL0 line is high level and the SDA0 line is low level, the start condition is detected immediately. To avoid this, after enabling the I<sup>2</sup>C0 operation, immediately set the LREL0 bit to 1 with a bit manipulation instruction.

SPIE0 <sup>Note</sup>	Enable/disable generation of interrupt request when stop condition is detected				
0	Disable				
1	Enable				
Condition f	for clearing (SPIE0 bit = 0)	Condition for setting (SPIE0 bit = 1)			
<ul><li>Cleared I</li><li>Reset</li></ul>	by instruction	Set by instruction			
WTIM0 <sup>Note</sup>	Control of wait	and interrupt request generation			
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and wait is set. Slave mode: After input of eight clocks, the clock is set to low level and wait is set for master device.				
1	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and wait is set. Slave mode: After input of nine clocks, the clock is set to low level and wait is set for master device.				
The setting falling edg inserted at	Slave mode: After input of nine clocks, the cl pt is generated at the falling of the 9th clock du g of this bit is valid when the address transfer is the of the ninth clock during address transfers.	ock is set to low level and wait is set for master device. uring address transfer independently of the setting of this bit. s completed. When in master mode, a wait is inserted at the for a slave device that has received a local address, a wait is is issued. However, when the slave device has received an			
The setting falling edg inserted at extension	Slave mode: After input of nine clocks, the cl pt is generated at the falling of the 9th clock du g of this bit is valid when the address transfer is the of the ninth clock during address transfers. F t the falling edge of the ninth clock after ACK	ock is set to low level and wait is set for master device. uring address transfer independently of the setting of this bit. s completed. When in master mode, a wait is inserted at the for a slave device that has received a local address, a wait is is issued. However, when the slave device has received an			
The setting falling edg inserted at extension Condition f	Slave mode: After input of nine clocks, the clopt is generated at the falling of the 9th clock due g of this bit is valid when the address transfer is the of the ninth clock during address transfers. Fit the falling edge of the ninth clock after ACK code, a wait is inserted at the falling edge of the	ock is set to low level and wait is set for master device. uring address transfer independently of the setting of this bit. is completed. When in master mode, a wait is inserted at the for a slave device that has received a local address, a wait is is issued. However, when the slave device has received an eighth clock.			
The setting falling edg inserted at extension of Condition t • Cleared I • Reset	Slave mode: After input of nine clocks, the cl pt is generated at the falling of the 9th clock du g of this bit is valid when the address transfer is the of the ninth clock during address transfers. F t the falling edge of the ninth clock after $\overline{ACK}$ code, a wait is inserted at the falling edge of the for clearing (WTIM0 bit = 0) by instruction	ock is set to low level and wait is set for master device.         uring address transfer independently of the setting of this bit.         s completed.       When in master mode, a wait is inserted at the         for a slave device that has received a local address, a wait is         is issued.       However, when the slave device has received an eighth clock.         Condition for setting (WTIM0 bit = 1)			
The setting falling edg inserted at extension of Condition t • Cleared I • Reset	Slave mode: After input of nine clocks, the cl pt is generated at the falling of the 9th clock du g of this bit is valid when the address transfer is the of the ninth clock during address transfers. F t the falling edge of the ninth clock after $\overline{ACK}$ code, a wait is inserted at the falling edge of the for clearing (WTIM0 bit = 0) by instruction	ock is set to low level and wait is set for master device.         uring address transfer independently of the setting of this bit.         s completed. When in master mode, a wait is inserted at the         for a slave device that has received a local address, a wait is         is issued. However, when the slave device has received an eighth clock.         Condition for setting (WTIM0 bit = 1)         • Set by instruction			
The setting falling edg inserted at extension of Condition f • Cleared I • Reset	Slave mode: After input of nine clocks, the cl pt is generated at the falling of the 9th clock du g of this bit is valid when the address transfer is e of the ninth clock during address transfers. F t the falling edge of the ninth clock after ACK code, a wait is inserted at the falling edge of the for clearing (WTIM0 bit = 0) by instruction	ock is set to low level and wait is set for master device.         uring address transfer independently of the setting of this bit.         s completed. When in master mode, a wait is inserted at the         for a slave device that has received a local address, a wait is         is issued. However, when the slave device has received an         eighth clock.         Condition for setting (WTIM0 bit = 1)         • Set by instruction			
The setting falling edg inserted at extension of Condition 1 • Cleared I • Reset ACKE0 <sup>Note</sup> 0 1 The ACKE	Slave mode:       After input of nine clocks, the clopt is generated at the falling of the 9th clock duing of this bit is valid when the address transfer is the of the ninth clock during address transfers. Fit the falling edge of the ninth clock after ACK code, a wait is inserted at the falling edge of the for clearing (WTIM0 bit = 0)         by instruction         Acker         Disable acknowledgment.         Enable acknowledgment.	ock is set to low level and wait is set for master device.         uring address transfer independently of the setting of this bit.         s completed. When in master mode, a wait is inserted at the         for a slave device that has received a local address, a wait is         is issued. However, when the slave device has received an eighth clock.         Condition for setting (WTIM0 bit = 1)         • Set by instruction         nowledgment control         ck period, the SDA0 line is set to low level.         nis case, ACK is generated when the addresses match.			

Cleared by instructionReset

**Note** This flag's signal is invalid when the IICE0 bit = 0.

<R>

Set by instruction

STT0	Star	t condition trigger		
0	Do not generate a start condition.			
1	<ul> <li>while the SCL0 line is high level and then th of time has elapsed, the SCL0 line is change</li> <li>When a third party is communicating</li> <li>When communication reservation function Functions as the start condition reservation of the bus is released.</li> <li>When communication reservation function</li> </ul>	is enabled (IICF0.IICRSV0 bit = 0) tion flag. When set to 1, automatically generates a start is disabled (IICRSV0 bit = 1) e information set (1) to the STT0 bit is cleared. No start		
Cautions concerning set timing For master reception: Cannot be set to 1 during transfer. Can be set to 1 only when the ACKE0 bit has be cleared to 0 and slave has been notified of final reception. For master transmission: A start condition may not be generated normally during the ACK period. Set to 1 during wait period that follows output of the ninth clock. • Cannot be set to 1 at the same time as the SPT0 bit. • When the STT0 bit is set to 1, setting the STT0 bit to 1 again is disabled until the setting is cleared to 0.				
Condition f	or clearing (STT0 bit = 0)	Condition for setting (STT0 bit = 1)		
reservatio • Cleared I	e STT0 bit is set to 1 in the communication on disabled status by loss in arbitration when start condition is generated by master	Set by instruction		

<R>

**Remark** The STT0 bit is 0 if it is read after data setting.

• When the LREL0 bit = 1 (exit from communications)

• When the IICE0 bit = 0 (operation stop)

• Reset

(3/4)

(4/4)

		Stop condition trigger				
0	Stop condition	Stop condition is not generated.				
1	After the SDA goes to high I	n is generated (termination of master device's 0 line goes to low level, either set the SCL0 evel. Next, after the rated amount of time h gh level and a stop condition is generated.	line to high level or wait until the SCL0 pir			
For master For master • Cannot • The SP <sup>-</sup> • When the of eight The WT SPT0 bi	be set to 1 at the T0 bit can be set the WTIM0 bit ha clocks, note that IM0 bit should b t should be set t	ng timing Cannot be set to 1 during transfer. Can been cleared to 0 and during the wait per reception. A stop condition may not be generated r during the wait period that follows output of e same time as the STT0 bit. to 1 only when in master mode <sup>Note</sup> . s been cleared to 0, if the SPT0 bit is set to t a stop condition will be generated during the be changed from 0 to 1 during the wait period o 1 during the wait period that follows output et to 1, setting the SPT0 bit to 1 again is disal	eriod after slave has been notified of finan normally during the ACK period. Set to 1 i the ninth clock. 1 during the wait period that follows output e high-level period of the ninth clock. od following output of eight clocks, and the of the ninth clock.			
	for clearing (SP		Condition for setting (SPT0 bit = 1)			
Condition	by loss in arbitra	ation	Set by instruction			

Caution When the IICS0.TRC0 bit is set to 1, the WREL0 bit is set to 1 during the ninth clock and wait is canceled, after which the TRC0 bit is cleared to 0 and the SDA0 line is set to high impedance.

**Remark** The SPT0 bit is 0 if it is read after data setting.

<R>

#### (2) IIC status register 0 (IICS0)

The IICS0 register indicates the status of the  $l^2C0$  bus.

The IICS0 register is read-only, in 8-bit or 1-bit units.

However, the IICS0 register can only be read when the IICC0.STT0 bit is 1 or during the wait period.

Reset sets this register to 00H.

## Caution When the main clock is stopped and the CPU is operating on the subclock, do not access the IICS0 register.

For details, refer to 3.4.8 (1) (b).

	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	
IICS0	MSTS0	ALD0	EXC0	COI0	TRC0	ACKD0	STD0	SPD0	
MSTS0	Master device status								
0	Slave devid	ce status or c	ommunicati	on standby s	tatus				
1	Master dev	/ice communi	cation statu	S					
Condition	for clearing (N	MSTS0 bit = 0	D)		Condition for	or setting (MS	TS0 bit = 1)		
<ul><li>When th stop)</li><li>Reset</li></ul>	e IICC0.IICE0	0 bit changes	from 1 to 0	(operation					
ALD0	Detection of arbitration loss								
0	This status	means eithe	r that there	was no arbit	ration or that	the arbitratio	n result was	a "win".	
1	This status	indicates the	arbitration	result was a	"loss". The I	MSTS0 bit is	cleared to 0.		
	for clearing (A	ALD0 bit = 0)			Condition for	or setting (AL	D0 bit = 1)		
•	Condition for clearing (ALD0 bit = 0) Automatically cleared after the IICS0 register is read <sup>Note</sup> When the IICE0 bit changes from 1 to 0 (operation stop)						sult is a "los		

Note This bit is also cleared when a bit manipulation instruction is executed for another bit in the IICS0 register.

(2/3)

EXC0	Detection of extension code reception					
0	Extension code was not received.					
1	Extension code was received.	Extension code was received.				
Condition	for clearing (EXC0 bit = 0)	Condition for setting (EXC0 bit = 1)				
<ul><li>When a</li><li>Cleared</li></ul>	start condition is detected stop condition is detected by the LREL0 bit = 1 (exit from communications) the IICE0 bit changes from 1 to 0 (operation stop)	• When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).				

COI0	Detection of matching addresses			
0	Addresses do not match.			
1	Addresses match.			
Condition	for clearing (COI0 bit = $0$ )	Condition for setting (COI0 bit = 1)		
When a s     Cleared	start condition is detected stop condition is detected by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0	• When the received address matches the local address (SVA0 register) (set at the rising edge of the eighth clock).		

TRC0	Detection of transmit/receive status				
0	Receive status (other than transmit status). The SDA0 line is set for high impedance.				
1	Transmit status. The value in the SO latch is enabled for output to the SDA0 line (valid starting at the risine edge of the first byte's ninth clock).				
Condition f	for clearing (TRC0 bit = $0$ )	Condition for setting (TRC0 bit = 1)			
<ul> <li>Cleared I</li> <li>When the</li> <li>Cleared I</li> <li>When the</li> <li>Reset</li> <li>Master</li> <li>When "1 direction</li> <li>Slave</li> <li>When a single set</li> </ul>	stop condition is detected by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop) by the IICC0.WREL0 bit = 1 <sup>Note</sup> (wait release) e ALD0 bit changes from 0 to 1 (arbitration loss) I" is output to the first byte's LSB (transfer specification bit) start condition is detected used for communication	<ul> <li>Master</li> <li>When a start condition is generated</li> <li>When "0" is output to the first byte's LSB (transfer direction specification bit)</li> <li>Slave</li> <li>When "1" is input in the first byte's LSB (transfer direction specification bit)</li> </ul>			

**Note** The IICS0.TRC0 bit is cleared to 0 and the SDA0 line become high impedance when the IICC0.WREL0 bit is set to 1 and wait state is released at the ninth clock with the TRC0 bit = 1.

<R>

(3/3)

ACKD0	Detection of ACK			
0	ACK was not detected.			
1	ACK was detected.			
Condition	for clearing (ACKD0 bit = $0$ )	Condition for setting (ACKD0 bit = 1)		
<ul><li>At the ris</li><li>Cleared</li></ul>	stop condition is detected ing edge of the next byte's first clock by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop)	<ul> <li>After the SDA0 pin is set to low level at the rising edge of the SCL0 pin's ninth clock</li> </ul>		

STD0	Detecti	on of start condition				
0	Start condition was not detected.					
1	Start condition was detected. This indicates that	t the address transfer period is in effect				
Condition f	or clearing (STD0 bit = 0)	Condition for setting (STD0 bit = 1)				
<ul> <li>At the ris address t</li> <li>Cleared b</li> </ul>	top condition is detected ing edge of the next byte's first clock following ransfer by the LREL0 bit = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation stop)	• When a start condition is detected				

SPD0	Detection of stop condition					
0	Stop condition was not detected.					
1	Stop condition was detected. The master device's communication is terminated and the bus is released.					
Condition	for clearing (SPD0 bit = 0)	Condition for setting (SPD0 bit = 1)				
clock foll condition	ising edge of the address transfer byte's first lowing setting of this bit and detection of a start n e IICE0 bit changes from 1 to 0 (operation stop)	When a stop condition is detected				

#### (3) IIC flag register 0 (IICF0)

IICF0 is a register that set the operation mode of I<sup>2</sup>C0 and indicate the status of the I<sup>2</sup>C bus.

These registers can be read or written in 8-bit or 1-bit units. However, the STCF0 and IICBSY0 bits are readonly.

The IICRSV0 bit can be used to enable/disable the communication reservation function (refer to **18.13 Communication Reservation**).

The STCEN0 bit can be used to set the initial value of the IICBSY0 bit (refer to 18.14 Cautions).

The IICRSV0 and STCEN0 bits can be written only when the operation of  $I^2C0$  is disabled (IICC0.IICE0 bit = 0). When operation is enabled, the IICF0 register can be read.

Reset sets this register to 00H.

#### CHAPTER 18 I<sup>2</sup>C BUS

	<7>	<6>	5	4	3	2	<1>	<0>		
IICF0	STCF0	IICBSY0	0	0	0	0	STCEN0	IICRSV0		
	STCF0	IICC0.STT0 clear flag								
	0	Generate start condition								
	1	Start condition generation unsuccessful: clear STT0 flag								
	Condition	tion for clearing (STCF0 bit = 0) Condition for setting (STCF0 bit = 1)								
	When t	ing by setting the STT0 bit = 1 the IICE0 bit changes from 1 to 0 ation stop) t				• Generating start condition unsuccessful and the STT0 bit cleared to 0 when communication reservation is disabled (IICRSV0 bit = 1).				
	IICBSY0	l <sup>2</sup> C0 bus status flag								
	0									
	1	Bus release status (initial communication status when STCEN0 bit = 1) Bus communication status (initial communication status when STCEN0 bit = 0)								
		n for clearing (IICBSY0 bit = 0) Condition for setting						,		
	<ul><li>Detecti</li><li>When t</li></ul>	ion of stop condition the IICE0 bit changes from 1 to 0 tion stop)			<ul> <li>Detection of start condition</li> <li>Setting of the IICE0 bit when the STCEN0 bit = 0</li> </ul>					
	STCEN0				Initia	start one	ble trigger			
	0	Initial start enable trigger After operation is enabled (IICE0 bit = 1), enable generation of a start condition upon detection of								
	Ů	a stop condition.								
	1	After operation is enabled (IICE0 bit = 1), enable generation of a start condition without detect a stop condition.								
	Condition	n for clearing (STCEN0 bit = 0)				Condition for setting (STCEN0 bit = 1)				
	<ul><li>Detection</li><li>Reset</li></ul>	on of start condition					ing by instruc	ction		
	IICRSV0	Communication reservation function disable bit								
	0	Enable communication reservation								
	1	Disable communication reservation								
		for clearing (IICRSV0 bit = 0)				Condition for setting (IICRSV0 bit = 1)				
		ng by instruction				Setting by instruction				
Note	Bits 6 an	d 7 are rea	d-only b	oits.						
			,							

prevent such communications from being destroyed. 3. Write to the IICRSV0 bit only when the operation is stopped (IICE0 bit = 0).

it is necessary to verify that no third party communications are in progress in order to

#### (4) IIC clock selection register 0 (IICCL0)

The IICCL0 register is used to set the transfer clock for the  $l^2C0$  bus.

The IICCL0 register can be read or written in 8-bit or 1-bit units. However, the CLD0 and DAD0 bits are readonly. The SMC0, CL01 and CL00 bits are set in combination with the IICX0.CLX0 bit (refer to **18.3 (6)**  $I^2C0$  **transfer clock setting method**).

Set the IICCL0 register when the IICC0.IICE0 bit = 0. Reset sets this register to 00H.

				0						
50 90	SMC0	DFC0	CL01	CL00						
	- Palasa ka									
Detection of SCL0 pin level (valid only when IICC0.IICE0 bit = 1) The SCL0 pin was detected at low level.										
The SCL0 pin was detected at high level.										
Co	ndition fo	r setting (CLI	70 bit – 1)							
		SCL0 pin is a								
Detection of SDA0 pin level (valid only when IICE0 bit = 1)										
The SDA0 pin was detected at low level.										
The SDA0 pin was detected at high level.										
or clearing (DAD0 bit = 0) Condition for setting (DAD0 bit = 1)										
• W	Vhen the	SDA0 pin is a	at high level							
peration n	node swi	tching								
Operates in standard mode.										
Operates in high-speed mode.										
Digital filter operation control										
gardless o ed mode.		bit set/clear.								
gar	dless	dless of DFC0	dless of DFC0 bit set/clear.	dless of DFC0 bit set/clear.	dless of DFC0 bit set/clear.					

#### (5) IIC function expansion register 0 (IICX0)

These registers set the function expansion of  $l^2C0$  (valid only in high-speed mode).

These registers can be read or written in 8-bit or 1-bit units. The CLX0 bit is set in combination with the IICCL0.SMC0, IICCL0.CL01, and IICCL0.CL00 bits (refer to **18.3 (6)**  $I^2$ **C0 transfer clock setting method**). Set the IICX0 register when the IICC0.IICE0 bit = 0.

Reset sets this register to 00H.

<R>

After reset:	00H	R/W A	ddress: IICX0	) FFFFFD85	Н			
	7	6	5	4	3	2	1	<0>
IICX0	0	0	0	0	0	0	0	CLX0

#### (6) I<sup>2</sup>C0 transfer clock setting method

The I<sup>2</sup>C0 transfer clock frequency (fscL) is calculated using the following expression.

 $f_{SCL} = 1/(m \times T + t_R + t_F)$ 

m = 12, 24, 48, 54, 86, 88, 172, 198 (refer to Table 18-2 Selection Clock Setting.)


T: 1/fxx

tR: SCL0 rise time

tF: SCL0 fall time

For example, the l<sup>2</sup>C0 transfer clock frequency (fscL) when fxx = 20 MHz, m = 54,  $t_R = 200$  ns, and  $t_F = 50$  ns is calculated using following expression.

 $f_{SCL} = 1/(54 \times 50 \text{ ns} + 200 \text{ ns} + 50 \text{ ns}) \cong 339 \text{ kHz}$ 



The selection clock is set using a combination of the IICCL0.SMC0, IICCL0.CL01, and IICCL0.CL00 bits and the IICX0.CLX0 bit.

IICX0		IICCL0		Selection Clock	Transfer Clock	Settable Internal System	Operation Mode
Bit 0	Bit 3	Bit 1	Bit 0		(fxx/m)	Clock Frequency (fxx)	
CLX0	SMC0	CL01	CL00			Range	
0	0	0	0	fxx/2	fxx/88	4.0 MHz to 8.38 MHz	Normal mode
0	0	0	1	fxx/2	fxx/172	8.38 MHz to 16.76 MHz	(SMC0 bit = 0)
0	0	1	0	fxx	fxx/86	4.19 MHz to 8.38 MHz	
0	0	1	1	fxx/3	fxx/198	16.0 MHz to 19.8 MHz	
0	1	0	x	fxx/2	fxx/48	8 MHz to 16.76 MHz	High-speed mode
0	1	1	0	fxx	fxx/24	4 MHz to 8.38 MHz	(SMC0 bit = 1)
0	1	1	1	fxx/3	fxx/54	16 MHz to 20 MHz	
1	0	х	x	Setting prohibited			
1	1	0	x	fxx/2	fxx/24	8.00 MHz to 8.38 MHz	High-speed mode
1	1	1	0	fxx	fxx/12	4.00 MHz to 4.19 MHz	(SMC0 bit = 1)
1	1	1	1	Setting prohibited			

### Table 18-2. Selection Clock Setting

Remark x: don't care

### (7) IIC shift register 0 (IIC0)

The IIC0 shift register is used for serial transmission/reception (shift operations) that is synchronized with the serial clock.

The IIC0 shift register can be read or written in 8-bit units, but data should not be written to the IIC0 shift register during a data transfer.

<R>

<R>

Access (read/write) the IIC0 shift register only during the wait period. Accessing this register in communication states other than the wait period is prohibited. However, for the master device, the IIC0 shift register can be written once only after the transmission trigger bit (IICC0.STT0 bit) has been set to 1.

When the IIC0 shift register is written during wait, the wait is cancelled and data transfer is started. Reset sets this register to 00H.

7         6         5         4         3         2         1         0           IIC0	After reset:	00H	R/W	Address: IIC0	FFFFD80H				
IICO		7	6	5	4	3	2	1	0
	IIC0								
								I	

# (8) Slave address register 0 (SVA0)

The SVA0 register holds the I<sup>2</sup>C bus's slave addresses.

However, rewriting these registers is prohibited when the IICS0.STD0 bit = 1 (start condition detection). The SVA0 register can be read or written in 8-bit units, but bit 0 is fixed to 0.

Reset sets this register to 00H.

R/W A	Address: SVAC	) FFFFFD83H	1			
6	5	4	3	2	1	0
						0

# **18.4 Functions**

# 18.4.1 Pin configuration

The serial clock pin (SCL0) and serial data bus pin (SDA0) are configured as follows.

SCL0 ......This pin is used for serial clock input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input. SDA0 ......This pin is used for serial data input and output. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.





Figure 18-3. Pin Configuration Diagram

# 18.5 I<sup>2</sup>C Bus Definitions and Control Methods

The following section describes the  $l^2C$  bus's serial data communication format and the status generated by the  $l^2C$  bus. The transfer timing for the "start condition", "address", "transfer direction specification", "data", and "stop condition" generated via the  $l^2C$  bus's serial data bus is shown below.






The master device generates the start condition, slave address, and stop condition.

ACK can be generated by either the master or slave device (normally, it is generated by the device that receives 8bit data).

The serial clock (SCL0) is continuously output by the master device. However, in the slave device, the SCL0's lowlevel period can be extended and a wait can be inserted.

### 18.5.1 Start condition

A start condition is met when the SCL0 pin is at high level and the SDA0 pin changes from high level to low level. The start conditions for the SCL0 pin and SDA0 pin are generated when the master device starts a serial transfer to the slave device. Start conditions can be detected when the device is used as a slave.





A start condition is generated when the IICC0.STT0 bit is set to 1 after a stop condition has been detected (IICS0.SPD0 bit = 1). When a start condition is detected, IICS0.STD0 bit is set to 1.


#### 18.5.2 Addresses

The 7 bits of data that follow the start condition are defined as an address.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the SVA0 register. If the address data matches the SVA0 values, the slave device is selected and communicates with the master device until the master device generates a start condition or stop condition.

#### Figure 18-6. Address




The slave address and the eighth bit, which specifies the transfer direction as described in **18.5.3** Transfer direction specification below, are together written to the IIC0 register and are then output. Received addresses are written to the IIC0 register.

The slave address is assigned to the higher 7 bits of the IIC0 register.

#### 18.5.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction. When this transfer direction specification bit has a value of 0, it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of 1, it indicates that the master device is receiving data from a slave device.





## <R> 18.5.4 ACK

ACK is used to confirm the serial data status of the transmitting and receiving devices.

The receiving device returns  $\overline{ACK}$  for every 8 bits of data it receives.

The transmitting device normally receives  $\overline{ACK}$  after transmitting 8 bits of data. When  $\overline{ACK}$  is returned from the receiving device, the reception is judged as normal and processing continues. The detection of  $\overline{ACK}$  is confirmed with the IICS0.ACKD0 bit.

When the master device is the receiving device, after receiving the final data, it does not return  $\overline{ACK}$  and generates the stop condition. When the slave device is the receiving device and does not return  $\overline{ACK}$ , the master device generates either a stop condition or a restart condition, and then stops the current transmission. Failure to return  $\overline{ACK}$  may be caused by the following factors.


- (a) Reception was not performed normally.
- (b) The final data was received.
- (c) The receiving device (slave) does not exist for the specified address.


When the receiving device sets the SDA0 line to low level during the ninth clock, ACK is generated (normal reception).

When the IICC0.ACKE0 bit is set to 1, automatic  $\overrightarrow{ACK}$  generation is enabled. Transmission of the eighth bit following the 7 address data bits causes the IICS0.TRC0 bit to be set. Normally, set the ACKE0 bit to 1 for reception (TRC0 bit = 0).

When the slave device is receiving (when TRC0 bit = 0), if the slave device cannot receive data or does not need to receive any more data, clear the ACKE0 bit to 0 to indicate to the master that no more data can be received.

Similarly, when the master device is receiving (when TRC0 bit = 0) and the subsequent data is not needed, clear the ACKE0 bit to 0 to prevent  $\overline{ACK}$  from being generated. This notifies the slave device (transmitting device) of the end of the data transmission (transmission stopped).





When the local address is received, ACK is automatically generated regardless of the value of the ACKE0 bit. No ACK is generated if the received address is not a local address (NACK).

When receiving the extension code, set the ACKE0 bit to 1 in advance to generate ACK.

The ACK generation method during data reception is based on the wait timing setting, as described by the following.

• When 8-clock wait is selected (IICC0.WTIM0 bit = 0):

ACK is generated at the falling edge of the SCL0n pin's eighth clock if the ACKE0 bit is set to 1 before the wait state cancellation.


 When 9-clock wait is selected (IICC0.WTIM0 bit = 1): ACK is generated if the ACKE0 bit is set to 1 in advance.

# 18.5.5 Stop condition

When the SCL0 pin is at high level, changing the SDA0 pin from low level to high level generates a stop condition.

A stop condition is generated when serial transfer from the master device to the slave device has been completed. Stop conditions can be detected when the device is used as a slave.







A stop condition is generated when the IICC0.SPT0 bit is set to 1. When the stop condition is detected, the IICS0.SPD0 bit is set to 1 and the interrupt request signal (INTIIC0) is generated when the IICC0.SPIE0 bit is set to 1.

### 18.5.6 Wait state


The wait state is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCL0 pin to low level notifies the communication partner of the wait status. When wait status has been canceled for both the master and slave devices, the next data transfer can begin.





#### Figure 18-10. Wait State (2/2)



A wait state is automatically generated after a start condition is generated. Moreover, a wait state is automatically generated depending on the setting of the IICC0.WTIM0 bit.

Normally, when the IICC0.WREL0 bit is set to 1 or when FFH is written to the IIC0 register, the wait status is canceled and the transmitting side writes data to the IIC0 register to cancel the wait status.

The master device can also cancel the wait status via either of the following methods.

- By setting the IICC0.STT0 bit to 1
- By setting the IICC0.SPT0 bit to 1

### <R> 18.5.7 Wait state cancellation method

In the case of I<sup>2</sup>C0, wait state can be canceled normally in the following ways.

- By writing data to the IIC0 register
- By setting the IICC0.WREL0 bit to 1 (wait state cancellation)
- By setting the IICC0.STT0 bit to 1 (start condition generation)<sup>Note</sup>
- By setting the IICC0.SPT0 bit to 1 (stop condition generation)<sup>№te</sup>

#### Note Master only

If any of these wait state cancellation actions is performed, I<sup>2</sup>C0 will cancel wait state and restart communication. When canceling wait state and sending data (including address), write data to the IIC0 register.

To receive data after canceling wait state, or to complete data transmission, set the WREL0 bit to 1.

To generate a restart condition after canceling wait state, set the STT0 bit to 1.

To generate a stop condition after canceling wait state, set the SPT0 bit to 1.

Execute cancellation only once for each wait state.

For example, if data is written to the IIC0 register following wait state cancellation by setting the WREL0 bit to 1, conflict between the SDA0 line change timing and IIC0 register write timing may result in the data output to the SDA0 line may be incorrect.

Even in other operations, if communication is stopped halfway, clearing the IICC0.IICE0 bit to 0 will stop communication, enabling wait state to be cancelled.

If the I<sup>2</sup>C bus dead-locks due to noise, etc., setting the IICC0.LREL0 bit to 1 causes the communication operation to be exited, enabling wait state to be cancelled.

# <R> 18.6 I<sup>2</sup>C Interrupt Request Signals (INTIIC0)

The following shows the value of the IICS0 register at the INTIIC0 interrupt request signal generation timing and at the INTIIC0 signal timing.

 Remark
 ST:
 Start condition

 AD6 to AD0:
 Address

 R/W:
 Transfer direction specification


 ACK:
 Acknowledge

 D7 to D0:
 Data

 SP:
 Stop condition

### 18.6.1 Master device operation

(1) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)



# (2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)


	<1> When W	TIMO b	oit = 0									
				I	ICC0.ST	rT0 bit = ↓	1				SPT	0 bit = 1 ↓
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP
				<b>1</b>	▲2	▲3				▲4	<b>▲</b> 5	<b>▲</b> 6 Δ7
	▲1: IICS	0 registe	er = 100	0X110B								
	▲2: IICS	0 registe	er = 1000	DX000B (WTII	M0 bit =	1 <sup>Note 1</sup> )						
	▲3: IICS	0 registe	er = 1000	OXX00B (WTI	M0 bit =	0 <sup>Note 2</sup> )						
	▲4: IICS	0 registe	er = 1000	0X110B								
	▲5: IICS	0 registe	er = 1000	DX000B (WTI	M0 bit =	1 <sup>Note 3</sup> )						
	▲6: IICS	0 registe	er = 100	DXX00B								
	$\Delta$ 7: IICS	0 registe	er = 0000	00001B								
	Remar <2> When W	2. Cle 3. To ger k ▲: Δ: X:	ear the N genera neration Alway Gener don't d	WTIM0 bit to ate a stop of of the intern s generated rated only wh	0 to m conditic rupt req	ake the on, set juest sig	nal (INTIIC0) settings origi the WTIM0 gnal (INTIIC0) = 1	nal. bit to	1 and	change the		g of the 0 bit = 1
ſ	1					↓	1			1		↓
ST	AD6 to AD0	R/W	ĀĊK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP
				1		▲2				▲3		<b>▲</b> 4 Δ5
	▲1: IICS	0 registe	er = 1000	0X110B								
	▲2: IICS	0 registe	er = 1000	0XX00B								
	▲3: IICS	-										
	▲4: IICS	-										
	∆ 5: IICS	-										
	Remar		-	s generated								
		Δ: X:	Gener	ated only wh	nen SP	i⊨U bit =	= 1					
		۸.	uunt									

# (3) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)

<1	> Whe	en WTIM0 bit	t = 0							
									bit = 1	
Ī	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	D7 to D0	ACK	↓ SP	1
•				4	<b>1</b>	▲2		<b>▲</b> 3	▲4	Δ5
	▲1:	IICS0 register	= 10102	X110B						
	▲2:	IICS0 register	= 10102	X000B						
	▲3:	IICS0 register	= 1010	X000B (	WTIM0 bit = 1	<sup>Note</sup> )				
	▲4:	IICS0 register	= 1010	XX00B						
	Δ 5:	IICS0 register	= 00000	0001B						
<2		Δ:	Genera don't ca		y when SPIE	0 bit = 1	1			
									bit = 1 ↓	
Į	ST	AD6 to AD0	R/W	ĀĊK	D7 to D0	ĀĊK	D7 to D0	ĀCK	SP	]
				4	▲1		2	4	▲3	Δ4
	▲1:	IICS0 register	= 1010	X110B						
	▲2:	IICS0 register	= 1010	X100B						
	▲3:	IICS0 register	= 1010	XX00B						
	Δ4:	IICS0 register	= 00000	0001B						
	R	$\Delta$ :			ated y when SPIE	0 bit = <sup>-</sup>	1			

### 18.6.2 Slave device operation (when receiving slave address data (address match))

## (1) Start ~ Address ~ Data ~ Data ~ Stop



# (2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP	
				1	▲2					▲3	▲4		Δ
	▲1: IICS	0 registe	er = 000	1X110B									
	▲2: IICS	0 registe	er = 000	1X000B									
	▲3: IICS	0 registe	er = 000	1X110B									
	▲4: IICS	0 registe	er = 000	1X000B									
	$\Delta$ 5: IICS	0 registe	er = 0000	00001B									
	<2> When W	Δ: X:	don't o										
ST	<2> When W AD6 to AD0	<b>X</b> :	don't o	care				R/W	ĀĊĶ	D7 to D0	ĀĊĶ	SP	
	1	X: TIMO b	don't d bit = 1 (a ACK	care after restart	, addre	ss mat	ich)	R/W		D7 to D0		SP	Δ
	1	X: /TIM0 b R/W	don't d bit = 1 (a	after restart	, addre	<b>ss mat</b> ST	ich)	R/W					
	AD6 to AD0	X: 7 <b>TIMO b</b> R/W 0 registe	don't d <b>bit = 1 (</b> <u>ACK</u> er = 000	after restart D7 to D0 ↓1 1X110B	, addre	<b>ss mat</b> ST	ich)	R/W					
	AD6 to AD0	X: <b>/TIMO b</b> R/W 0 registe 0 registe	don't d <b>bit = 1 (</b> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u> <u>ACK</u>	D7 to D0 1 1X110B 1XX00B	, addre	<b>ss mat</b> ST	ich)	R/W					
	AD6 to AD0 ▲1: IICS ▲2: IICS	X: TIMO L R/W 0 registe 0 registe 0 registe	don't	D7 to D0 D7 to D0 1 1X110B 1XX00B 1X110B	, addre	<b>ss mat</b> ST	ich)	R/W					
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	X: <b>TIMO E</b> <b>R/W</b> 0 registe 0 registe 0 registe 0 registe	don't d <b>it = 1 (</b> <b>ACK</b> <b>ACK</b> <b>a</b> <b>a</b> <b>b</b> <b>a</b> <b>b</b> <b>c</b> <b>b</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b>	after restart	, addre	<b>ss mat</b> ST	ich)	R/W					Δ
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	X: <b>TIMO E</b> <b>R</b> / <del>W</del> 0 registe 0 registe 0 registe 0 registe	don't of $\overline{ACK}$ ACK	Care after restart D7 to D0 1 1X110B 1XX00B 1X10B 1XX00B 00001B	, addre	<b>ss mat</b> ST	ich)	R/W					
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	X: <b>TIMO E</b> <b>R</b> / <del>W</del> 0 registe 0 registe 0 registe 0 registe	don't of $\overline{ACK}$ ACK	after restart	, addrea	ss mat ST ▲2	a <b>ch)</b> AD6 to AD0	R/W					

# (3) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

r.

ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	SP	
				1 .	▲2				▲3		▲4		
	▲1: IICS	0 registe	er = 000	1X110B									
	▲2: IICS	0 registe	er = 000	1X000B									
	▲3: IICS	0 registe	er = 0010	0X010B									
	▲4: IICS	0 registe	er = 0010	0X000B									
	$\Delta$ 5: IICS	0 registe	er = 0000	00001B									
	<2> When W		don't ( <b>)it = 1 (</b> a		, addre	ss mis	match (exter	nsion d	ode))				
ST	<2> When W AD6 to AD0				, addre	ss mis	match (exter	nsion o	ode))	D7 to D0	ĀCK	SP	
	1	/TIMO b	<b>iit = 1 (</b> i ACK	after restart	ĀĊK	1	-	R/W	ĀĊK	D7 to D0 ▲4		SP	
	1	/TIMO b	oit = 1 (a	D7 to D0	ĀĊK	ST	-	R/W	ĀĊK				
	AD6 to AD0	7 <b>TIMO b</b> R/W 0 registe	<b>Dit = 1 (</b> ACK ACK er = 000	D7 to D0	ĀĊK	ST	-	R/W	ĀĊK				
	AD6 to AD0	7 <b>TIMO b</b> R/W 0 registe	$\overrightarrow{ACK}$ $\overrightarrow{ACK}$ $\overrightarrow{acc}$ $\overrightarrow$	D7 to D0 1 1X110B 1XX00B	ĀĊK	ST	-	R/W	ĀĊK				
	AD6 to AD0 ▲1: IICS ▲2: IICS	<b>/TIMO b</b> R/W 0 registe 0 registe 0 registe	<b>A</b> <b>A</b> <b>C</b> <b>K</b> <b>C</b> <b>C</b> <b>C</b> <b>C</b> <b>C</b> <b>C</b> <b>C</b> <b>C</b> <b>C</b> <b>C</b>	D7 to D0 1 1X110B 1XX00B 0X010B	ĀĊK	ST	-	R/W	ĀĊK				
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	<b>PTIMO E</b> R/W 0 registe 0 registe 0 registe 0 registe 0 registe	ACK         ACK         Per = 000         Per = 000         Per = 0010	D7 to D0 1 1X110B 1XX00B 0X010B 0X110B 0XX00B	ĀĊK	ST	-	R/W	ĀĊK				
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	<b>PTIMO E</b> R/W 0 registe 0 registe 0 registe 0 registe 0 registe	ACK         ACK         Per = 000         Per = 000         Per = 0010	D7 to D0 1 1X110B 1XX00B 0X010B 0X110B 0XX00B	ĀĊK	ST	-	R/W	ĀĊK				
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	<b>TIMO b</b> R/W 0 registe 0 registe 0 registe 0 registe 0 registe 0 registe	ACK         ACK         Per = 0000         Per = 0000         Per = 0010	D7 to D0 1 1X110B 1XX00B 0X010B 0X010B 0X110B 0XX00B 00001B	ĀĊK	ST	-	R/W	ĀĊK				
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS ▲6: IICS	<b>TIMO b</b> R/W 0 registe 0 registe 0 registe 0 registe 0 registe 0 registe	ACK         ACK         Pr = 000°         Pr = 000°         Pr = 0010°         Pr = 0000°         Alway	D7 to D0 1 1X110B 1XX00B 0X010B 0X110B 0XX00B	ACK	ST ▲2	AD6 to AD0	R/W	ĀĊK				


# (4) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP
				1	▲2					3		Δ
	▲1: IICS	0 registe	er = 000	1X110B								
	▲2: IICS	0 registe	er = 000	1X000B								
	▲3: IICS	0 registe	er = 000	00110B								
	$\Delta$ 4: IICS	0 registe	er = 0000	00001B								
	Remai		-	s generated								
		$\Delta$ :	Genei	rated only wh	ien SPI	F0 bit =	- 1					
				-			- •					
		<u>Д</u> . Х:	don't	-								
				-								
				-								
	<2> When W	X:	don't	care				t exten	sion co	ode))		
ST	<2> When W AD6 to AD0	X:	don't	care				t exten	sion co	<b>Dde))</b>	ĀCK	SP
	[	X: TIMO b	don't ( bit = 1 ( ACK	care after restart	, addre	ss mis	match (= no		ĀCK		ĀĊĶ	SP
	[	X: 7 <b>TIMO b</b> R/W	don't ( bit = 1 ( ĀCK	after restart D7 to D0 ▲1	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀCK	
	AD6 to AD0	X: TIMO b R/W 0 registe	don't ( <b>bit = 1 (</b> <u>ACK</u> <u>A</u> <u>A</u> <u>A</u> <u>A</u> <u>A</u> <u>A</u> <u>A</u> <u>A</u>	after restart D7 to D0 ▲1 1X110B	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀĊĶ	
	AD6 to AD0	X: TIMO b R/W 0 registe 0 registe	don't - bit = 1 ( ACK A er = 000 er = 000	after restart D7 to D0 1 1X110B 1XX00B	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀĊĸ	
	AD6 to AD0 ▲1: IICS ▲2: IICS	X: TIMO b R/W 0 registe 0 registe 0 registe	don't - <b>bit = 1 (</b> <u>ACK</u>	after restart D7 to D0 1 1X110B 1XX00B 00110B	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀĊĶ	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	X: TIMO b R/W 0 registe 0 registe 0 registe	don't - <b>bit = 1 (</b> <u>ACK</u>	after restart D7 to D0 1 1X110B 1XX00B 00110B	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀĊĸ	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	X: TIMO b R/W 0 registe 0 registe 0 registe 0 registe	don't - <b>bit = 1 (</b> <b>ACK</b> <b>a</b> <b>b</b> <b>a</b> <b>b</b> <b>c</b> <b>b</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b>	after restart D7 to D0 1 1X110B 1XX00B 00110B	, addre	ss mis ST	match (= no		ĀCK	D7 to D0	ĀCK	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	X: TIMO b R/W 0 registe 0 registe 0 registe 0 registe	don't $don't don't don'$	after restart D7 to D0 1 1X110B 1XX00B 00110B 00001B s generated rated only wh	, addre	ss mis ST ▲2	match (= no AD6 to AD0		ĀCK	D7 to D0	ĀĊŔ	

#### 18.6.3 Slave device operation (when receiving extension code)

Always under communication when receiving the extension code.

#### (1) Start ~ Code ~ Data ~ Data ~ Stop



# (2) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

	<1> When W	TIMO b	oit = 0 (	after restart	, addre	ess mat	tch)						
ST	AD6 to AD0	R/W	ĀĊK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀĊK	D7 to D0	ĀCK	SP	
			1		▲2					▲3	▲4		Δ5
	▲1: IICS	0 registe	er = 001	0X010B									
	▲2: IICS	0 registe	er = 001	0X000B									
	▲3: IICS	0 registe	er = 000	1X110B									
	▲4: IICS	0 registe	er = 000	1X000B									
	$\Delta$ 5: IICS	0 registe	er = 000	00001B									
	<2> When W	Δ: X: 7TIMO b	don't										
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ACK	D7 to D0	ĀCK	SP	۲
<b>B</b>			▲1 ▲	2		▲3				▲4		▲5	Δ6
	▲1: IICS	0 registe	er = 001	0X010B									
	▲2: IICS	0 registe	er = 001	0X110B									
	▲3: IICS	0 registe	er = 001	0XX00B									
	▲4: IICS	0 registe	er = 000	1X110B									
	▲5: IICS	0 registe	er = 000	1XX00B									
	$\Delta$ 6: IICS	0 registe	er = 000	00001B									
	Remar	rk ▲: Δ: X:	-	vs generated rated only wh care	nen SPI	IE0 bit :	= 1						

٦

# (3) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop


ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	SP
			1	4	2			4	▲3		▲4	
	▲1: IICS	0 registe	er = 001	0X010B								
	▲2: IICS	0 registe	er = 001	0X000B								
	▲3: IICS	0 registe	er = 001	0X010B								
	▲4: IICS	0 registe	er = 001	0X000B								
	$\Delta$ 5: IICS	0 registe	er = 0000	00001B								
	_											
	Remai		-	s generated								
		Δ:		rated only wh	ien SPI	EU DIT =	= 1					
		Λ.	don't	Suic								
	<2> When W	TIMO b	oit = 1 (	after restart	, exten	sion co	ode receptio	n)				
	I						-	-	ACK	D7 to D0	ACK	SP
ST	<2> When W AD6 to AD0	R/W	ĀCK	D7 to D0	ĀĊĸ	sion co ST	AD6 to AD0	R/W	ACK	D7 to D0	ĀCK	SP
	I	R/W	ACK	D7 to D0	ĀĊĸ	ST	-	R/W	-			
	AD6 to AD0	R/W 0 registe	ACK 1 er = 001	D7 to D0 2 0X010B	ĀĊĸ	ST	-	R/W	-			
	AD6 to AD0	R/W 0 registe 0 registe	ACK 1 er = 0010 er = 0010	D7 to D0 2 0X010B 0X110B	ĀĊĸ	ST	-	R/W	-			
	AD6 to AD0 ▲1: IICS ▲2: IICS	R/W 0 registe 0 registe 0 registe	ACK 1 er = 0010 er = 0010 er = 0010	D7 to D0 2 0X010B 0X110B 0XX00B	ĀĊĸ	ST	-	R/W	-			
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	R/W 0 registe 0 registe 0 registe 0 registe	$\overline{ACK}$ 1 er = 0010 er = 0010 er = 0010 er = 0010	D7 to D0 2 0X010B 0X110B 0XX00B 0X010B	ĀĊĸ	ST	-	R/W	-			
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	R/W 0 registe 0 registe 0 registe 0 registe 0 registe	ACK 1 er = 0010 er = 0010 er = 0010 er = 0010 er = 0010	D7 to D0 2 0X010B 0X110B 0XX00B 0XX00B 0X010B 0X110B	ĀĊĸ	ST	-	R/W	-			
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS ▲5: IICS	R/W 0 registe 0 registe 0 registe 0 registe 0 registe 0 registe	ACK 1 ar = 0010 ar = 0010 ar = 0010 ar = 0010 ar = 0010 ar = 0010	D7 to D0 2 0X010B 0X110B 0XX00B 0X010B 0X110B 0XX00B	ĀĊĸ	ST	-	R/W	-			
	AD6 to AD0 ▲ 1: IICS ▲ 2: IICS ▲ 3: IICS ▲ 4: IICS ▲ 5: IICS ▲ 6: IICS ▲ 7: IICS	R/W 0 registe 0 registe 0 registe 0 registe 0 registe 0 registe	ACK 1 ar = 0010 ar = 0010	D7 to D0 2 0X010B 0X110B 0XX00B 0X010B 0X110B 0XX00B 0XX00B 00001B	ĀĊĸ	ST	-	R/W	-			
	AD6 to AD0 ▲ 1: IICS ▲ 2: IICS ▲ 3: IICS ▲ 4: IICS ▲ 5: IICS ▲ 6: IICS	R/W 0 registe 0 registe 0 registe 0 registe 0 registe 0 registe	ACK 1 er = 0010 er = 0010 Alway	D7 to D0 2 0X010B 0X110B 0XX00B 0X010B 0X110B 0XX00B	ACK	ST 3	AD6 to AD0	R/W	-			

# (4) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

	<1> When W	/TIMO b	oit = 0 (	after restart	, addre	ss mis	match (= no	t exten	sion co	ode))		
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀĊK	SP
			▲1		▲2					3		Δ4
	▲1: IICS	0 registe	er = 001	0X010B								
	▲2: IICS	0 registe	er = 001	0X000B								
	▲3: IICS	0 registe	er = 000	00110B								
	$\Delta$ 4: IICS	0 registe	er = 0000	00001B								
	Rema	rk ▲: Δ: X:		s generated rated only wh care	nen SPI	E0 bit :	= 1					
	<2> When W	/TIM0 b	oit = 1 (	after restart	, addre	ss mis	match (= not	t exten	sion co	ode))		
ST	<2> When W AD6 to AD0	TIMO b	oit = 1 (	after restart	, addre	ss mis	AD6 to AD0	t exten	sion co	D7 to D0	ĀCK	SP
	1	R/W	ĀCK		ĀCK	[	-		ĀCK		ĀĊĶ	SP A5
	1	R/W	ACK	D7 to D0	ĀCK	ST	-		ĀCK	D7 to D0	ĀĊĸ	
	AD6 to AD0	R/W	ACK 1 er = 001	D7 to D0 2 0X010B	ĀCK	ST	-		ĀCK	D7 to D0	ĀĊĸ	
	AD6 to AD0	R/W 60 registe	ACK 1 er = 001 er = 001	D7 to D0 2 0X010B 0X110B	ĀCK	ST	-		ĀCK	D7 to D0	ĀĊĸ	
	AD6 to AD0 ▲1: IICS ▲2: IICS	R/W 60 registe 60 registe 60 registe	ACK 1 er = 001 er = 001 er = 001	D7 to D0 2 0X010B 0X110B 0XX00B	ĀCK	ST	-		ĀCK	D7 to D0	ĀĊĶ	
	AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS	R/W 0 registe 0 registe 0 registe	ACK 1 er = 001 er = 001 er = 001 er = 001	D7 to D0 2 0X010B 0X110B 0XX00B 00110B	ĀCK	ST	-		ĀCK	D7 to D0	ĀCK	

# 18.6.4 Operation without communication


(1) Start ~ Code ~ Data ~ Data ~ Stop




### 18.6.5 Arbitration loss operation (operation as slave after arbitration loss)

When used as master in the multi-master system, check the arbitration result by reading the IICS0.MSTS0 bit for checking arbitration result by each INTIIC0 interrupt occurrence.

### (1) When arbitration loss occurs during transmission of slave address data




### (2) When arbitration loss occurs during transmission of extension code




### 18.6.6 Operation when arbitration loss occurs (no communication after arbitration loss)

When used as master in the multi-master system, check the arbitration result by reading the IICS0.MSTS0 bit for checking arbitration result by each INTIIC0 interrupt occurrence.


## (1) When arbitration loss occurs during transmission of slave address data



### (2) When arbitration loss occurs during transmission of extension code



### (3) When arbitration loss occurs during data transfer




# (4) When arbitration loss occurs due to restart condition during data transfer

ST	AD6 to AD0	R/W	ĀCK	D7 to Dn	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	S
				1					2		
	▲1: IICS0 regist	ter = 10	00X110E	3							
	▲2: IICS0 regist	ter = 01	000110E	3							
4	∆ 3: IICS0 regist	ter = 000	000001E	3							
	2.		on't care D6 to D6								
<2> E	 Extension cod										
< <b>2&gt; E</b> ST			ĀCK	D7 to Dn	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	S
	Extension coc	le		D7 to Dn	ST	AD6 to AD0	R/W		D7 to D0	ĀCK	S
ST	Extension coc	<b>le</b> R∕₩		1	ST	AD6 to AD0	R/W			ĀCK	S
ST	AD6 to AD0	<b>le</b> R/₩ ter = 100	00X110E	<b>1</b>	ST	AD6 to AD0	R/W			ĀĊĸ	S
ST	AD6 to AD0	$\frac{1}{R/W}$ ter = 100 ter = 01	00X110E 10X010E	1 3 3	ST	AD6 to AD0	R/W			ĀĊĸ	Ę
ST	AD6 to AD0 1: IICS0 regist 2: IICS0 regist	<b>de</b> R/W ter = 100 ter = 01 t is set to	00X110E 10X010E 5 1 by so	1 3 3 bftware	ST	AD6 to AD0	R/W			ĀĊK	s

(5) When arbitration loss occurs due to stop condition during data transfer

ST	AD6 to AD0	R/W	ĀCK	D7 to Dn	SP		
				1		Δ2	
<b>▲</b> 1: I	ICS0 register	= 1000	X110B				
∆ 2: II	ICS0 register	= 01000	0001B				
Rer	marks 1. 🔺	: Alwa	ays gen	erated			
	$\Delta$	: Gen	erated	only when SI	PIE0 bit	t = 1	
	Х	: don'	t care				
	<b>2</b> ח	n = D6					


(6) When arbitration loss occurs due to low level of SDA0n pin when attempting to generate a restart condition



(7) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition

					STT0 bit = 1 ↓	1	
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK SP	٦	
			4	<b>▲</b> 1 .	▲2 ▲3	Δ4	
▲1	: IICS0 register	= 1000	X110B				
	: IICS0 register			WTIM0 bit = 1	)		
	: IICS0 register						
Δ4:	: IICS0 register	= 01000	0001B				
R	emark ▲:	Alwavs	genera	ated			
		-	-	ly when SPIE	0 bit = 1		
	X: don't care						
	Χ:	don't c	are				
14/1			are				
• Wh	x: en WTIM0 bi		are		STT0 bit = <sup>1</sup>	1	
> Wh	en WTIM0 bi	t = 1	1		$\downarrow$	1	
ST			are ĀCK	D7 to D0	STT0 bit = <sup>-</sup> ↓ <u>ĀCK</u> SP	1	
ST	en WTIM0 bi	t = 1 R/W	ĀĊĸ	D7 to D0 ▲1	↓ ACK SP	1  ДЗ	
ST ▲1	en WTIM0 bi AD6 to AD0 : IICS0 register	t = 1 R/W	<u>АСК</u> X110В		↓ ACK SP		
ST ▲1	en WTIM0 bi	t = 1 R/W	<u>АСК</u> X110В		↓ ACK SP		
ST ▲1 ▲2	en WTIM0 bi AD6 to AD0 : IICS0 register	t = 1 R/W = 1000	ACK X110B XX00B		↓ ACK SP		
ST ▲1 ▲2 ∆ 3:	en WTIM0 bi AD6 to AD0 : IICS0 register : IICS0 register	t = 1 R/W = 10002 = 10002 = 01000	ACK X110B XX00B 0001B	<u> </u>	↓ ACK SP		
ST ▲1 ▲2 ∆ 3:	en WTIM0 bi AD6 to AD0 : IICS0 register : IICS0 register : IICS0 register emark ▲:	t = 1 R/W = 1000 = 01000 Always	X110B XX00B 0001B	<u> </u>	↓ ACK SP		

(8) When arbitration loss occurs due to low level of SDA0n pin when attempting to generate a stop condition



# 18.7 Interrupt Request Signal (INTIIC0) Generation Timing and Wait Control

The setting of the IICC0.WTIM0 bit determines the timing by which the INTIIC0 signal is generated and the corresponding wait control, as shown below.

### Table 18-3. INTIICO Signal Generation Timing and Wait Control

WTIM0 Bit	During	g Slave Device Ope	eration	During Master Device Operation			
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission	
0	9 <sup>Notes 1, 2</sup>	8 <sup>Note 2</sup>	8 <sup>Note 2</sup>	9	8	8	
1	9 <sup>Notes 1, 2</sup>	9 <sup>Note 2</sup>	9 <sup>Note 2</sup>	9	9	9	

**Notes 1.** The slave device's INTIIC0 signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to the SVA0 register.

At this point, ACK is generated regardless of the value set to the IICC0.ACKE0 bit. For a slave device that has received an extension code, the INTIIC0 signal occurs at the falling edge of the eighth clock. When the address does not match after restart, the INTIIC0 signal is generated at the falling edge of the ninth clock, but no wait occurs.

- 2. If the received address does not match the contents of the SVA0 register and extension codes have not been received, neither the INTIICO signal nor a wait occurs.
- **Remark** The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

#### (1) During address transmission/reception

- Slave device operation: Interrupt and wait timing are determined depending on the conditions in Notes 1 and 2 above regardless of the WTIM0 bit.
- Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIM0 bit.

### (2) During data reception

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

#### (3) During data transmission

• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

### (4) Wait cancellation method

The four wait cancellation methods are as follows.

- By writing data to the IIC0 register
- By setting the IICC0.WREL0 bit (canceling wait state)
- By setting the IICC0.STT0 bit (generating start condition)<sup>Note</sup>
- By setting the IICC0.SPT0 bit (generating stop condition)<sup>Note</sup>

### Note Master only

When an 8-clock wait has been selected (WTIM0 bit = 0), whether or not  $\overline{ACK}$  has been generated must be determined prior to wait cancellation.

#### (5) Stop condition detection

The INTIIC0 signal is generated when a stop condition is detected.

### **18.8 Address Match Detection Method**

When in I<sup>2</sup>C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match detection is performed automatically by hardware. An INTIIC0 interrupt request signal occurs when a local address has been set to the SVA0 register and when the address set to the SVA0 register matches the slave address sent by the master device, or when an extension code has been received.

### **18.9 Error Detection**

In I<sup>2</sup>C bus mode, the status of the serial data bus (SDA0) during data transmission is captured by the IIC0 register of the transmitting device, so the IIC0 register data prior to transmission can be compared with the transmitted IIC0 register data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

# 18.10 Extension Code

- (1) When the higher 4 bits of the receive address are either 0000 or 1111, the extension code flag (EXC0) is set for extension code reception and an interrupt request signal (INTIIC0) is issued at the falling edge of the eighth clock. The local address stored in the SVA0 register is not affected.
- (2) If 11110xx0 is set to the SVA0 register by a 10-bit address transfer and 11110xx0 is transferred from the master device, the results are as follows. Note that the INTIIC0 signal occurs at the falling edge of the eighth clock.
  - Higher 4 bits of data match: IICS0.EXC0 bit = 1
  - 7 bits of data match: IICS0.COI0 bit = 1
- <R>

(3) Since the processing after the INTIICO signal occurs differs according to the data that follows the extension code, such processing is performed by software. The slave that has received an extension code is always under communication, even if the addresses mismatch.

For example, when operation as a slave is not desired after the extension code is received, set the IICC0.LREL0 bit to 1 and the CPU will enter the next communication wait state.

Slave Address	R/W Bit	Description			
0000 000	0	General call address			
0000 000	1	Start byte			
0000 001	х	CBUS address			
0000 010	х	Address that is reserved for different bus format			
1111 0xx	х	10-bit slave address specification			

Table 18-4. Extension Code Bit Definitions

# 18.11 Arbitration

When several master devices simultaneously generate a start condition (when the IICC0.STT0 bit is set to 1 before the IICS0.STD0 bit is set to 1), communication among the master devices is performed as the number of clocks is adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (IICS0.ALD0 bit) is set (1) via the timing by which the arbitration loss occurred, and the SCL0 and SDA0 lines are both set for high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request signal (INTIIC0) (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALD0 bit = 1 setting that has been made by software.

For details of interrupt request timing, refer to 18.6 I<sup>2</sup>C Interrupt Request Signals (INTIICO).




Figure 18-11. Arbitration Timing Example

Status During Arbitration	Interrupt Request Generation Timing
During address transmission	At falling edge of eighth or ninth clock following byte transfer Note 1
Read/write data after address transmission	
During extension code transmission	
Read/write data after extension code transmission	
During data transmission	
During ACK transfer period after data reception	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is generated (when IICC0.SPIE0 bit = $1$ ) <sup>Note 2</sup>
When the SDA0 pin is at low level while attempting to generate a restart condition	At falling edge of eighth or ninth clock following byte transfer <sup>Note 1</sup>
When stop condition is detected while attempting to generate a restart condition	When stop condition is generated (when SPIE0 bit = $1$ ) <sup>Note 2</sup>
When the SDA0 pin is at low level while attempting to generate a stop condition	At falling edge of eighth or ninth clock following byte transfer <sup>Note 1</sup>
When the SCL0 pin is at low level while attempting to generate a restart condition	

## Table 18-5. Status During Arbitration and Interrupt Request Generation Timing

- **Notes 1.** When the IICC0.WTIM0 bit = 1, an interrupt request occurs at the falling edge of the ninth clock. When the WTIM0 bit = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
  - 2. When there is a possibility that arbitration will occur, set the SPIE0 bit = 1 for master device operation.

## 18.12 Wakeup Function

The I<sup>2</sup>C bus slave function is a function that generates an interrupt request signal (INTIIC0) when a local address or extension code has been received.

This function makes processing more efficient by preventing unnecessary interrupt requests from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has generated a start condition) to a slave device.

However, when a stop condition is detected, the IICC0.SPIE0 bit is set regardless of the wake up function, and this determines whether interrupt requests are enabled or disabled.

## **18.13 Communication Reservation**

## 18.13.1 When communication reservation function is enabled (IICF0.IICRSV0 bit = 0)

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when the IICC0.LREL0 bit was set to "1").

If the IICC0.STT0 bit is set (1) while the bus is not used, a start condition is automatically generated and wait status is set after the bus is released (after a stop condition is detected).

A communication is automatically started as the master by setting the IICC0.SPIE0 bit to 1, detecting the bus release due to an interrupt request (INTIIC0) occurrence (detecting a stop condition), and then writing the address to the IIC0 register. Before detecting a stop condition, data written to the IIC0 register is set to invalid.

When the STT0 bit has been set (1), the operation mode (as start condition or as communication reservation) is determined according to the bus status.

If the bus has been released ......a start condition is generated If the bus has not been released (standby mode) ......communication reservation

To detect which operation mode has been determined for the STT0 bit, set the STT0 bit (1), wait for the wait period, then check the IICS0.MSTS0 bit.


Wait periods, which should be set via software, are listed in Table 18-6. These wait periods can be set via the settings for the IICX0.CLX0, IICCL0.SMC0, IICCL0.CL01, and IICCL0.CL00 bits.

CLX0	SMC0	CL01	CL00	Selected Clock	Wait Period
0	0	0	0	fxx/2	46 clocks
0	0	0	1	fxx/2	86 clocks
0	0	1	0	fxx	43 clocks
0	0	1	1	fxx/3	102 clocks
0	1	0	1/0	fxx/2	30 clocks
0	1	1	0	fxx	15 clocks
0	1	1	1	fxx/3	36 clocks
1	1	0	1/0	fxx/2	18 clocks
1	1	1	0	fxx	9 clocks

#### Table 18-6. Wait Periods

<R>

The communication reservation timing is shown below.





Communication reservations are accepted via the following timing. After the IICS0.STD0 bit is set to 1, a communication reservation can be made by setting the IICC0.STT0 bit to 1 before a stop condition is detected.




Figure 18-13. Timing for Accepting Communication Reservations

The communication reservation flowchart is illustrated below.




Figure 18-14. Communication Reservation Flowchart

# 18.13.2 When communication reservation function is disabled (IICF0.IICRSV0 bit = 1)

When the IICC0.STT0 bit is set when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when the IICC0.LREL0 bit was set to 1)

To confirm whether the start condition was generated or request was rejected, check the IICF0.STCF0 flag. The time shown in Table 18-7 is required until the STCF0 flag is set after setting the STT0 bit = 1. Therefore, secure the time by software.

<R>

# Table 18-7. Wait Periods

CL01	CL00	Selected Clock	Wait Period
0	0	fxx/2	6 clocks
0	1	fxx/2	6 clocks
1	0	fxx	3 clocks
1	1	fxx/3	9 clocks

## 18.14 Cautions

(1) When IICF0.STCEN0 bit = 0

Immediately after  $l^2C0$  operation is enabled, the bus communication status (IICF0.IICBSY0 bit = 1) is recognized regardless of the actual bus status. To execute master communication in the status where a stop condition has not been detected, generate a stop condition and then release the bus before starting the master communication.

Use the following sequence for generating a stop condition.

<1> Set the IICCL0 register. <2> Set the IICC0.IICE0 bit. <3> Set the IICC0.SPT0 bit.

(2) When IICF0.STCEN0 bit = 1

Immediately after  $l^2C0$  operation is enabled, the bus released status (IICBSY0 bit = 0) is recognized regardless of the actual bus status. To generate the first start condition (IICC0.STT0 bit = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

- <R> (3) When the IICC0.IICE0 bit of the V850ES/KF1 is set to 1 while communications with other devices are in progress, the start condition may be detected depending on the status of the communication line. Be sure to set the IICC0.IICE0 bit to 1 when the SCL0 and SDA0 lines are high level.
- <R> (4) Determine the operation clock frequency by the IICCL0 and IICX0 registers before enabling the operation (IICC0.IICE0 bit = 1). To change the operation clock frequency, clear the IICC0.IICE0 bit to 0 once.
- <R> (5) After the IICC0.STT0 and IICC0.SPT0 bits have been set to 1, they must not be re-set without being cleared to 0 first.

<R> (6) If transmission has been reserved, set the IICC0.SPIE0 bit to 1 so that an interrupt request is generated by the detection of a stop condition. After an interrupt request has been generated, the wait state will be released by writing communication data to I<sup>2</sup>C0, then transferring will begin. If an interrupt is not generated by the detection of a stop condition, transmission will halt in the wait state because an interrupt request was not generated. However, it is not necessary to set the SPIE0 bit to 1 for the software to detect the IICS0.MSTS0 bit.

# <R> 18.15 Communication Operations

The following shows three operation procedures with the flowchart.

## (1) Master operation in single master system

The flowchart when using the V850ES/KF1 as the master in a single master system is shown below. This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

## (2) Master operation in multimaster system

In the  $l^2C0$  bus multimaster system, whether the bus is released or used cannot be judged by the  $l^2C$  bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the V850ES/KF1 takes part in a communication with bus released state.

This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the V850ES/KF1 loses in arbitration and is specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.

## (3) Slave operation

An example of when the V850ES/KF1 is used as the slave is shown below.

When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIIC0 interrupt occurrence (communication waiting). When the INTIIC0 interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing. By checking the flags, necessary communication processing is performed.

## 18.15.1 Master operation in single master system




Figure 18-15. Master Operation in Single Master System

## 18.15.2 Master operation in multimaster system





Figure 18-16. Master Operation in Multimaster System (1/3)








Figure 18-16. Master Operation in Multimaster System (3/3)


- **Remarks 1.** Conform the transmission and reception formats to the specifications of the product in communication.
  - 2. When using the V850ES/KF1 as the master in the multimaster system, read the IICS0.MSTS0 bit for each INTIIC0 interrupt occurrence to confirm the arbitration result.
  - **3.** When using the V850ES/KF1 as the slave in the multimaster system, confirm the status using the IICS0 and IICF0 registers for each INTIIC0 interrupt occurrence to determine the next processing.


## 18.15.3 Slave operation

The following shows the processing procedure of the slave operation.

Basically, the operation of the slave device is event-driven. Therefore, processing by an INTIICO interrupt (processing requiring a significant change of the operation status, such as stop condition detection during communication) is necessary.

The following description assumes that data communication does not support extension codes. Also, it is assumed that the INTIIC0 interrupt servicing performs only status change processing and that the actual data communication is performed during the main processing.





Therefore, the following three flags are prepared so that the data transfer processing can be performed by transmitting these flags to the main processing instead of the INTIICO signal.

## (1) Communication mode flag

This flag indicates the following communication statuses.

Clear mode: Data communication not in progress

Communication mode: Data communication in progress (valid address detection stop condition detection, ACK from master not detected, address mismatch)

## (2) Ready flag

This flag indicates that data communication is enabled. This is the same status as an INTIIC0 interrupt during normal data transfer. This flag is set in the interrupt processing block and cleared in the main processing block. The ready flag for the first data for transmission is not set in the interrupt processing block, so the first data is transmitted without clearance processing (the address match is regarded as a request for the next data).

## (3) Communication direction flag

This flag indicates the direction of communication and is the same as the value of the IICS0.TRC0 bit.

The following shows the operation of the main processing block during slave operation.


Start I<sup>2</sup>C0 and wait for the communication enabled status. When communication is enabled, perform transfer using the communication mode flag and ready flag (the processing of the stop condition and start condition is performed by interrupts, conditions are confirmed by flags).

For transmission, repeat the transmission operation until the master device stops returning  $\overline{ACK}$ . When the master device stops returning  $\overline{ACK}$ , transfer is complete.

For reception, receive the required number of data and do not return ACK for the next data immediately after transfer is complete. After that, the master device generates the stop condition or restart condition. This causes exit from communications.



## Figure 18-18. Slave Operation Flowchart (1)



The following shows an example of the processing of the slave device by an INTIIC0 interrupt (it is assumed that no extension codes are used here). During an INTIIC0 interrupt, the status is confirmed and the following steps are executed.

<1> When a stop condition is detected, communication is terminated.

<R>

- <2> When a start condition is detected, the address is confirmed. If the address does not match, communication is terminated. If the address matches, the communication mode is set and wait is released, and operation returns from the interrupt (the ready flag is cleared).
- <3> For data transmission/reception, when the ready flag is set, operation returns from the interrupt while the I<sup>2</sup>C0 bus remains in the wait status.

Remark <1> to <3> in the above correspond to <1> to <3> in Figure 18-19 Slave Operation Flowchart (2).




Figure 18-19. Slave Operation Flowchart (2)

## 18.16 Timing of Data Communication

When using I<sup>2</sup>C bus mode, the master device generates an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the IICS0.TRC0 bit that specifies the data transfer direction and then starts serial communication with the slave device.

The IIC0 register's shift operation is synchronized with the falling edge of the serial clock (SCL0 pin). The transmit data is transferred to the SO latch and is output (MSB first) via the SDA0 pin.

Data input via the SDA0 pin is captured by the IIC0 register at the rising edge of the SCL0 pin.

The data communication timing is shown below.






Figure 18-20. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)

Note To cancel slave wait, write FFH to IIC0 or set WREL0.

L








Figure 18-20. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (3/3)

Note To cancel slave wait, write FFH to IIC0 or set WREL0.






Figure 18-21. Example of Slave to Master Communication (When 8-Clock Wait for Master and 9-Clock Wait for Slave Are Selected) (1/3)

User's Manual U16891EJ2V0UD








Figure 18-21. Example of Slave to Master Communication (When 8-Clock Wait for Master and 9-Clock Wait for Slave Are Selected) (3/3)

598

# CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION

# 19.1 Overview

The V850ES/KF1 is provided with a dedicated interrupt controller (INTC) for interrupt servicing and realize an interrupt function that can service interrupt requests from a total of 33 to 37 sources.

An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution.

The V850ES/KF1 can process interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (fetching of an illegal op code) (exception trap).

# 19.1.1 Features

	Interrupt Source			V850ES/KF1
Interrupt	Non-maskable	External		1 channel (NMI pin)
function	interrupt	Internal		2 channels (WDT1, WDT2)
	Maskable interrupt	External		7 channels (all edge detection interrupts)
		Internal	WDT1	1 channel
			TMP <sup>Note 1</sup>	3 channels
			тмо	4 channels
			тмн	2 channels
			TM5	2 channels
			WT	2 channels
			BRG	1 channel
			UART	6 channels
			CSI0	2 channels
			CSIA	1 channel
			IIC <sup>Note 2</sup>	1 channel
			KR	1 channel
			AD	1 channel
			Total	27 channels
Exception	Software exception			16 channels (TRAP00H to TRAP0FH)
function				16 channels (TRAP10H to TRAP1FH)
	Exception trap			2 channels (ILGOP/DBG0)

**Notes 1.** Only in the  $\mu$ PD703211, 703211Y, 70F3211H, 70F3211HY

2. Only in products with an I<sup>2</sup>C bus (Y products)

Table 19-1 lists the interrupt/exception sources.

Table 19-1. In	nterrupt Source	List (1/2)
----------------	-----------------	------------

Туре	Classification	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Reset	Interrupt	_	RESET	RESET pin input	Pin	0000H	00000000н	Undefined	_
				Internal reset input from WDT1, WDT2	WDT1 WDT2				
Non-	Interrupt	-	NMI	NMI pin valid edge input	Pin	0010H	00000010H	nextPC	-
maskable		-	INTWDT1	WDT1 overflow (when non- maskable interrupt selected)	WDT1	0020H	00000020H	Note 1	-
		-	INTWDT2	WDT2 overflow (when non- maskable interrupt selected)	WDT2	0030H	00000030H	Note 1	-
Software	Exception	-	TRAP0n <sup>Note 2</sup>	TRAP instruction	-	004nH <sup>Note 2</sup>	00000040H	nextPC	-
exception		_	TRAP1n <sup>Note 2</sup>	TRAP instruction	_	005nH <sup>Note 2</sup>	00000050H	nextPC	-
Exception trap	Exception	-	ILGOP/ DBG0	Illegal op code/DBTRAP instruction	-	0060H	00000060H	nextPC	-
Maskable	Interrupt	0	INTWDTM1	WDT1 overflow (when interval timer selected)	WDT1	0080H	00000080H	nextPC	WDT1IC
		1	INTP0	INTP0 pin valid edge input	Pin	0090H	00000090H	nextPC	PIC0
		2	INTP1	INTP1 pin valid edge input	Pin	00A0H	000000A0H	nextPC	PIC1
		3	INTP2	INTP2 pin valid edge input	Pin	00B0H	000000B0H	nextPC	PIC2
		4	INTP3	INTP3 pin valid edge input	Pin	00C0H	000000C0H	nextPC	PIC3
		5	INTP4	INTP4 pin valid edge input	Pin	00D0H	000000D0H	nextPC	PIC4
		6	INTP5	INTP5 pin valid edge input	Pin	00E0H	000000E0H	nextPC	PIC5
		7	INTP6	INTP6 pin valid edge input	Pin	00F0H	000000F0H	nextPC	PIC6
		8	INTTM000	TM00 and CR000 match	тмоо	0100H	00000100H	nextPC	TM0IC00
		9	INTTM001	TM00 and CR001 match	тмоо	0110H	00000110H	nextPC	TM0IC01
		10	INTTM010	TM01 and CR010 match	TM01	0120H	00000120H	nextPC	TM0IC10
		11	INTTM011	TM01 and CR011 match	TM01	0130H	00000130H	nextPC	TM0IC11
		12	INTTM50	TM50 and CR50 match	TM50	0140H	00000140H	nextPC	TM5IC0
		13	INTTM51	TM51 and CR51 match	TM51	0150H	00000150H	nextPC	TM5IC1
		14	INTCSI00	CSI00 transfer completion	CS100	0160H	00000160H	nextPC	CSI0IC0
		15	INTCSI01	CSI01 transfer completion	CSI01	0170H	00000170H	nextPC	CSI0IC1
		16	INTSRE0	UART0 reception error occurrence	UART0	0180H	00000180H	nextPC	SREIC0
		17	INTSR0	UART0 reception completion	UART0	0190H	00000190H	nextPC	SRIC0
		18	INTST0	UART0 transmission completion	UART0	01A0H	000001AH	nextPC	STIC0
		19	INTSRE1	UART1 reception error occurrence	UART1	01B0H	000001B0H	nextPC	SREIC1
		20	INTSR1	UART1 reception completion	UART1	01C0H	000001C0H	nextPC	SRIC1
		21	INTST1	UART1 transmission completion	UART1	01D0H	000001D0H	nextPC	STIC1

Notes 1. For restoration in the case of INTWDT1 and INTWDT2, refer to 19.10 Cautions.

**2.** n = 0 to FH

Туре	Classification	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Maskable	Interrupt	22	INTTMH0	TMH0 and CMP00/CMP01 match	ТМН0	01E0H	000001E0H	nextPC	TMHIC0
		23	INTTMH1	TMH1 and CMP10/CMP11 match	TMH1	01F0H	000001F0H	nextPC	TMHIC1
		24	INTCSIA0	CSIA0 transfer completion	CSIA0	0200H	00000200H	nextPC	CSIAIC0
		25	INTIIC0 <sup>Note 1</sup>	I <sup>2</sup> C0 transfer completion	I <sup>2</sup> C0	0210H	00000210H	nextPC	IICIC0
		26	INTAD	A/D conversion completion	A/D	0220H	00000220H	nextPC	ADIC
		27	INTKR	Key return interrupt	KR	0230H	00000230H	nextPC	KRIC
		28	INTWTI	Watch timer interval	WТ	0240H	00000240H	nextPC	WTIIC
		29	INTWT	Watch timer reference time	WТ	0250H	00000250H	nextPC	WTIC
		30	INTBRG	8-bit counter of prescaler 3 and PRSCM match	Prescaler 3	0260H	00000260H	nextPC	BRGIC
		45	INTTP0OV <sup>Note 2</sup>	TMP0 overflow	TMP0	03A0H	000003A0H	nextPC	TP00VIC
		46	INTTP0CC0 <sup>Note 2</sup>	TP0CCR0 capture/ TMP0 and TP0CCR0 match	TMP0	03B0H	000003B0H	nextPC	TP0CCIC0
		47	INTTP0CC1 <sup>Note 2</sup>	TP0CCR1 capture/ TMP0 and TP0CCR1 match	TMP0	03C0H	000003C0H	nextPC	TP0CCIC1

Table 19-1.	Interrupt Source List (2/2)
-------------	-----------------------------

**Notes 1.** Only in the  $\mu$ PD703208Y, 703209Y, 703210Y, 703211Y, 70F3210Y, 70F3210HY, 70F3211HY

**2.** Only in the μPD703211, 703211Y, 70F3211H, 70F3211HY

**Remarks 1.** Default priority: The priority order when two or more maskable interrupt requests with the same priority level are generated at the same time. The highest priority is 0.

The priority of non-maskable interrupt request is as follows.

INTWDT2 > INTWDT1 > NMI

- Restored PC: The value of the program counter (PC) saved to EIPC, FEPC, or DBPC when interrupt/exception processing is started. The restored PC when a non-maskable or maskable interrupt is acknowledged while either of the following instructions is being executed does not become nextPC (when an interrupt is acknowledged during the execution of an instruction, the execution of that instruction is stopped and is resumed following completion of interrupt servicing).
  - Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
  - Divide instructions (DIV, DIVH, DIVU, DIVHU)
  - PREPARE, DISPOSE instructions (only when an interrupt occurs before stack pointer update)

nextPC: The PC value at which processing is started following interrupt/exception processing.

 The execution address of the illegal op code when an illegal op code exception occurs is calculated with (Restored PC – 4).

# 19.2 Non-Maskable Interrupts

Non-maskable interrupt request signals are acknowledged unconditionally, even when interrupts are disabled (DI state). Non-maskable interrupts (NMI) are not subject to priority control and take precedence over all other interrupt request signals.

The following three types of non-maskable interrupt request signals are available in the V850ES/KF1.

- NMI pin input (NMI)
- Non-maskable interrupt request signal (INTWDT1) due to overflow of watchdog timer 1
- Non-maskable interrupt request signal (INTWDT2) due to overflow of watchdog timer 2

There are four choices for the valid edge of an NMI pin, namely: rising edge, falling edge, both edges, and no edge detection.

The non-maskable interrupt request signal (INTWDT1) due to overflow of watchdog timer 1 functions by setting the WDTM1.WDTM14 and WDTM1.WDTM13 bits to 10.

The non-maskable interrupt request signal (INTWDT2) due to overflow of watchdog timer 2 functions by setting the WDTM2.WDM21 and WDTM2.WDM20 bits to 01.

When two or more non-maskable interrupts occur simultaneously, they are processed in a sequence determined by the following priority order (the interrupt request signals with low priority level are ignored).

# INTWDT2 > INTWDT1 > NMI

If during NMI processing, an NMI, INTWDT1, or INTWDT2 request signal newly occurs, processing is performed as follows.

# (1) If an NMI request signal newly occurs during NMI processing

The new NMI request signal is held pending regardless of the value of the PSW.NP bit. The NMI request signal held pending is acknowledged upon completion of processing of the NMI currently being executed (following RETI instruction execution).

# (2) If an INTWDT1 request signal newly occurs during NMI processing


If the NP bit remains set (to 1) during NMI processing, the new INTWDT1 request signal is held pending. The INTWDT1 request signal held pending is acknowledged upon completion of processing of the NMI currently being executed (following RETI instruction execution).

If the NP bit is cleared (to 0) during NMI processing, a newly generated INTWDT1 request signal is executed (NMI processing is interrupted).


# (3) If an INTWDT2 request signal newly occurs during NMI processing

A newly generated INTWDT2 request signal is executed regardless of the value of the NP bit (NMI processing is interrupted).

# Caution For non-maskable interrupt servicing from non-maskable interrupt request signals (INTWDT1, INTWDT2), refer to 19.10 Cautions.








## Figure 19-1. Acknowledging Non-Maskable Interrupt Request Signals (2/2)

## 19.2.1 Operation

Upon generation of a non-maskable interrupt request signal, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to FEPC.
- <2> Saves the current PSW to FEPSW.
- <3> Writes the exception code (0010H, 0020H, 0030H) to the higher halfword (FECC) of ECR.
- <4> Sets the PSW.NP and PSW.ID bits to 1 and clears the PSW.EP bit to 0.
- <5> Loads the handler address (00000010H, 00000020H, 00000030H) of the non-maskable interrupt to the PC and transfers control.

Figure 19-2 shows the servicing flow for non-maskable interrupts.



## Figure 19-2. Non-Maskable Interrupt Servicing

# 19.2.2 Restore

Execution is restored from non-maskable interrupt servicing by the RETI instruction.

# (1) In case of NMI


Restore from NMI processing is done with the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

(i) Loads the values of the restored PC and PSW from FEPC and FEPSW, respectively, because the PSW.EP bit and the PSW.NP bit are 0 and 1, respectively.

(ii) Transfers control back to the loaded address of the restored PC and PSW.

Figure 19-3 shows the processing flow of the RETI instruction.



# Figure 19-3. RETI Instruction Processing

# (2) In case of INTWDT1 and INTWDT2 signals

For non-maskable interrupt servicing by the non-maskable interrupt request signals (INTWDT1, INTWDT2), refer to **19.10 Cautions**.

# 19.2.3 NP flag

The NP flag is a status flag that indicates that non-maskable interrupt servicing is in progress.

This flag is set when a non-maskable interrupt request has been acknowledged, and masks all non-maskable requests to prevent multiple interrupts.

After reset	:: 00000020	Н									
31			8	7	6	5	4	3	2	1	0
PSW		0		NP	EP	ID	SAT	CY	٥٧	s	Z
	NP		NMI servicing	g stati	us						
	0	No non-maskable interrupt servicir	ng								
		Non-maskable interrupt serving in									

## 19.3 Maskable Interrupts

Maskable interrupt request signals can be masked by interrupt control registers. The V850ES/KF1 has 35 maskable interrupt sources (refer to **19.1.1 Features**).

If two or more maskable interrupt request signals are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of interrupt priorities can be specified by using the interrupt control registers, allowing programmable priority control.

When an interrupt request signal has been acknowledged, the interrupt disabled (DI) status is set and the acknowledgment of other maskable interrupt request signals is disabled.

When the EI instruction is executed in an interrupt servicing routine, the interrupt enabled (EI) status is set, which enables acknowledgment of interrupt request signals having a priority higher than that of the interrupt request signal currently in progress. Note that only interrupt request signals with a higher priority have this capability; interrupt request signals with the same priority level cannot be nested.

To use multiple interrupts, it is necessary to save EIPC and EIPSW to memory or a register before executing the EI instruction, and restore EIPC and EIPSW to the original values by executing the DI instruction before the RETI instruction.

When the WDTM1.WDTM14 bit is cleared to 0, the watchdog timer 1 overflow interrupt functions as a maskable interrupt (INTWDTM1).


## 19.3.1 Operation

If a maskable interrupt request signal is generated, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower halfword of ECR (EICC).
- <4> Sets the PSW.ID bit to 1 and clears the PSW.EP bit to 0.
- <5> Loads the corresponding handler address to the PC and transfers control.

The maskable interrupt request signal masked by INTC and the maskable interrupt request signal that occurs while another interrupt is being serviced (when PSW.NP bit = 1 or ID bit = 1) are held pending internally. When the interrupts are unmasked, or when the NP bit = 0 and the ID bit = 0 by using the RETI and LDSR instructions, a new maskable interrupt servicing is started in accordance with the priority of the pending maskable interrupt request signal.

Figure 19-4 shows the servicing flow for maskable interrupts.





# 19.3.2 Restore

Execution is restored from maskable interrupt servicing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- (1) Loads the values of the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit and the PSW.NP bit are both 0.
- (2) Transfers control to the loaded address of the restored PC and PSW.

Figure 19-5 shows the processing flow of the RETI instruction.




Figure 19-5. RETI Instruction Processing


## 19.3.3 Priorities of maskable interrupts


INTC provides a multiple interrupt servicing in which an interrupt can be acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.


There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels specified by the interrupt priority level specification bit (xxICn.xxPRn bit). When two or more interrupts having the same priority level specified by xxPRn are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request (default priority level) beforehand. For more information, refer to **Table 19-1 Interrupt Source List**. Programmable priority control divides interrupt requests into eight levels by setting the priority level specification flag.


Note that when an interrupt request signal is acknowledged, the PSW.ID flag is automatically set (1). Therefore, when multiple interrupts are to be used, clear (0) the ID flag beforehand (for example, by placing the EI instruction into the interrupt service program) to enable interrupts.

- Remark xx: Identifying name of each peripheral unit (refer to Table 19-2 Interrupt Control Registers (xxICn))
  - n: Peripheral unit number (refer to Table 19-2 Interrupt Control Registers (xxICn))












Figure 19-7. Example of Servicing Simultaneously Generated Interrupt Request Signals

#### 19.3.4 Interrupt control register (xxICn)

An interrupt control register is assigned to each maskable interrupt and sets the control conditions for each maskable interrupt request.

The interrupt control registers can be read or written in 8-bit or 1-bit units.

Reset sets xxICn to 47H.

Caution Be sure to read the xxICn.xxIFn bit while interrupts are disabled (DI). If the xxIFn bit is read while interrupts are enabled (EI), an incorrect value may be read if there is a conflict between acknowledgment of the interrupt and reading of the bit.

xxICn	<7>	<6>	5	4	3	2	1	0				
	xxlFn	xxMKn	0	0	0	xxPRn2	xxPRn1	xxPRn0				
	xxlFn			Interr	upt reques	st flag <sup>Note</sup>						
	0	Interrupt	errupt request not generated									
	1		request gei	-								
	xxMKn			Inte	errupt mas	sk flag						
	0	Enables i	nterrupt se	rvicing								
	1	Disables	interrupt se	ervicing (pe	ending)							
	xxPRn2	xxPRn1	xxPRn0		Interrunt	priority spec	ification bit	ł				
	0	0	0	Specifies	s level 0 (ł	. , .						
	0	0	1	Specifies		0,						
	0	1	0	Specifies	s level 2							
	0	1	1	Specifies	s level 3							
	1	0	0	Specifies	s level 4							
	1	0	1	Specifies	s level 5							
		1	0	Specifies	s level 6							
	1				s level 7 (l	oweet)						

Following tables list the addresses and bits of the interrupt control registers.

Address	Register				Bi	its			
		<7>	<6>	5	4	3	2	1	0
FFFFF110H	WDT1IC	WDT1IF	WDT1MK	0	0	0	WDT1PR2	WDT1PR1	WDT1PR0
FFFFF112H	PIC0	PIF0	PMK0	0	0	0	PPR02	PPR01	PPR00
FFFFF114H	PIC1	PIF1	PMK1	0	0	0	PPR12	PPR11	PPR10
FFFFF116H	PIC2	PIF2	PMK2	0	0	0	PPR22	PPR21	PPR20
FFFFF118H	PIC3	PIF3	PMK3	0	0	0	PPR32	PPR31	PPR30
FFFFF11AH	PIC4	PIF4	PMK4	0	0	0	PPR42	PPR41	PPR40
FFFFF11CH	PIC5	PIF5	PMK5	0	0	0	PPR52	PPR51	PPR50
FFFFF11EH	PIC6	PIF6	PMK6	0	0	0	PPR62	PPR61	PPR60
FFFFF120H	TM0IC00	TM0IF00	TM0MK00	0	0	0	TM0PR002	TM0PR001	TM0PR000
FFFFF122H	TM0IC01	TM0IF01	TM0MK01	0	0	0	TM0PR012	TM0PR011	TM0PR010
FFFFF124H	TM0IC10	TM0IF10	TM0MK10	0	0	0	TM0PR102	TM0PR101	TM0PR100
FFFFF126H	TM0IC11	TM0IF11	TM0MK11	0	0	0	TM0PR112	TM0PR111	TM0PR110
FFFFF128H	TM5IC0	TM5IF0	TM5MK0	0	0	0	TM5PR02	TM5PR01	TM5PR00
FFFFF12AH	TM5IC1	TM5IF1	TM5MK1	0	0	0	TM5PR12	TM5PR11	TM5PR10
FFFFF12CH	CSI0IC0	CSI0IF0	CSI0MK0	0	0	0	CSI0PR02	CSI0PR01	CSI0PR00
FFFFF12EH	CSI0IC1	CSI0IF1	CSI0MK1	0	0	0	CSI0PR12	CSI0PR11	CSI0PR10
FFFFF130H	SREIC0	SREIF0	SREMK0	0	0	0	SREPR02	SREPR01	SREPR00
FFFFF132H	SRIC0	SRIF0	SRMK0	0	0	0	SRPR02	SRPR01	SRPR00
FFFFF134H	STIC0	STIF0	STMK0	0	0	0	STPR02	STPR01	STPR00
FFFFF136H	SREIC1	SREIF1	SREMK1	0	0	0	SREPR12	SREPR11	SREPR10
FFFFF138H	SRIC1	SRIF1	SRMK1	0	0	0	SRPR12	SRPR11	SRPR10
FFFFF13AH	STIC1	STIF1	STMK1	0	0	0	STPR12	STPR11	STPR10
FFFFF13CH	TMHIC0	TMHIF0	ТМНМК0	0	0	0	TMHPR02	TMHPR01	TMHPR00
FFFFF13EH	TMHIC1	TMHIF1	TMHMK1	0	0	0	TMHPR12	TMHPR11	TMHPR10
FFFFF140H	CSIAIC0	CSIAIF0	CSIAMK0	0	0	0	CSIAPR02	CSIAPR01	CSIAPR00
FFFFF142H	IICIC0 <sup>Note 1</sup>	IICIF0	IICMK0	0	0	0	IICPR02	IICPR01	IICPR00
FFFFF144H	ADIC	ADIF	ADMK	0	0	0	ADPR2	ADPR1	ADPR0
FFFFF146H	KRIC	KRIF	KRMK	0	0	0	KRPR2	KRPR1	KRPR0
FFFFF148H	WTIIC	WTIIF	WTIMK	0	0	0	WTIPR2	WTIPR1	WTIPR0
FFFFF14AH	WTIC	WTIF	WTMK	0	0	0	WTPR2	WTPR1	WTPR0
FFFFF14CH	BRGIC	BRGIF	BRGMK	0	0	0	BRGPR2	BRGPR1	BRGPR0
FFFFF174H	TP00VIC <sup>Note 2</sup>	<b>TP00VIF</b>	<b>TP0OVMK</b>	0	0	0	TP00VPR2	TP0OVPR1	TP0OVPR0
FFFFF176H	TP0CCIC0 <sup>Note 2</sup>	TP0CCIF0	TP0CCMK0	0	0	0	TP0CCPR02	TP0CCPR01	TP0CCPR00
FFFFF178H	TP0CCIC1Note 2	TO0CCIF1	TP0CCMK1	0	0	0	TP0CCPR12	TP0CCPR11	TP0CCPR10

#### Table 19-2. Interrupt Control Registers (xxICn)

**Notes 1.** Only in the  $\mu$ PD703208Y, 703209Y, 703210Y, 703211Y, 70F3210Y, 70F3210HY, 70F3211HY

**2.** Only in the μPD703211, 703211Y, 70F3211H, 70F3211HY

#### 19.3.5 Interrupt mask registers 0, 1, 3 (IMR0, IMR1, IMR3)

These registers set the interrupt mask status for maskable interrupts. The xxMKn bit of the IMR0, IMR1, and IMR3 registers and the xxMKn bit of the xxICn register are respectively linked.

The IMRm register can be read or written in 16-bit units (m = 0, 1, 3).

When the higher 8 bits of the IMRk register are used as the IMRkH register and the lower 8 bits of the IMRk register as the IMRkL register, they can be read or written in 8-bit or 1-bit units (k = 0, 1).

# Caution In the device file, the xxMKn bit of the xxICn register is defined as a reserved word. Therefore, if bit manipulation is performed using the name xxMKn, the xxICn register, not the IMRm register, is rewritten (as a result, the IMRm register is also rewritten).

	15	14	13	12	11	H, IMR0H 10	9	8
IMR0 (IMR0H <sup>Note 1</sup> )	CSI0MK1	CSI0MK0	TM5MK1	TM5MK0	TM0MK11	TM0MK10	TM0MK01	ТМОМКОО
	7	6	5	4	3	2	1	0
(IMR0L)	PMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	WDT1MK
After r	eset: FFFF	H R/W	Addres	s: IMR1 F IMR1L		, H, IMR1H	FFFFF10	3H
	15	14	13	12	11	10	9	8
IMR1 (IMR1H <sup>Note 1</sup> )	1	BRGMK	WTMK	WTIMK	KRMK	ADMK	IICMK0	CSIAMK0
	7	6	5	4	3	2	1	0
(IMR1L)	ТМНМК1	тмнмко	STMK1	SRMK1	SREMK1	STMK0	SRMK0	SREMK0
After n	eset: FFFF 15	H R/W 14	Addres	s: IMR3, II 12	/IR3L FFF 11	FF106H 10	9	8
IMR3 <sup>Note 2</sup>	1	1	1	1	1	1	1	1
	7	6	5	4	3	2	1	0
(IMR3L)	1	1	1	TP0CCMK1	ТР0ССМК0	TP0OVMK	1	1
	xxMKn			Interrupt n	nask flag se	etting		
	0	Enables	interrupt se	ervicing				
	1	Disables	interrupt s	ervicing				
Notes 1. 2.		s, specify t	hese bits	as bits 0 t	o 7 of the	IMR0H a	nd IMR1I	registers i H registers
Caution S	Set bit 15 The opera							MR3 regis
Remark	-	/ing name :ers (xxIC		periphera	l unit (ref	er to <b>Tab</b>	le 19-2	Interrupt

#### 19.3.6 In-service priority register (ISPR)


This register holds the priority level of the maskable interrupt currently being acknowledged. When the interrupt request signal is acknowledged, the bit of this register corresponding to the priority level of that interrupt request signal is set (1) and remains set while the interrupt is being serviced.

When the RETI instruction is executed, the bit among those that are set (1) in the ISPR register that corresponds to the interrupt request signal having the highest priority is automatically cleared (0) by hardware. However, it is not cleared (0) when execution is returned from non-maskable interrupt servicing or exception processing.

This register is read-only in 8-bit or 1-bit units.

Reset sets ISPR to 00H.

Caution If an interrupt is acknowledged while the ISPR register is being read in the interrupt enabled (EI) status, the value of the ISPR register after the bits of the register have been set to 1 by acknowledging the interrupt may be read. To accurately read the value of the ISPR register before an interrupt is acknowledged, read the register while interrupts are disabled (DI status).



#### 19.3.7 ID flag

The interrupt disable flag (ID) is allocated to the PSW and controls the maskable interrupt's operating state, and stores control information regarding enabling/disabling reception of interrupt request signals.

Reset sets this flag to 00000020H.

After res	set: 00000020	н											
	31			8	7	6	5	4	3	2	1	0	
PSW			0		NP	EP	ID	SAT	CY	OV	S	Z	
													I
	ID		Maskable	interrupt servi	cing s	pecifi	catio	า <sup>Note</sup>					
	0		Maskable interrupt request signa	l acknowledg	ment e	enable	ed						
	1 Maskable interrupt request signal acknowledgment disabled												
	ID m No th	is s odifi on-n s fl tom int	upt disable flag (ID) function set (1) by the DI instruction a ed by the RETI instruction or naskable interrupt request sig ag. When a maskable inte natically set (1) by hardware. errupt request signal generate an be acknowledged when th	LDSR instru gnals and ex rrupt reques ed during the	ction cepti st sig	wher ons a nal is nowle	n refe are a s ac edgn	erenc ackno know nent o	cing t owlec rledg disat	he P Iged ed, t oled p	SW. rega he l	rdles D fla	s of g is

#### 19.3.8 Watchdog timer mode register 1 (WDTM1)

This register is a special register that can be written to only in a special sequence. To generate a maskable interrupt (INTWDT1), clear the WDTM14 bit to 0.

This register can be read or written in 8-bit or 1-bit units (for details, refer to **CHAPTER 12 WATCHDOG TIMER FUNCTIONS**).

After res	et: 00H	R/W A	Address: Fl	FFF6C2H										
	<7>	6	5	4	3	2	1	0	_					
WDTM1	RUN1	0 0 WDTM14 WDTM13 0 0 0												
	RUN1		Watchdog timer operation mode selection <sup>Note 1</sup>											
	0	Stop cour	op count operation											
	1	Clear cou	ar counter and start count operation											
	WDTM14         WDTM13         Watchdog timer operation mode selection <sup>Note 2</sup>													
	0	0												
	0	1	(Generate	maskable i	nterrupt INT	WDTM1 w	hen overflo	w occurs)						
	1	0		g timer mod non-maskal	e 1 <sup>Note 3</sup> ple interrupt	INTWDT1	when overf	low occurs)						
	1	1		g timer mod TRES2 res	e 2 et operatior	n when ov	erflow occu	urs)						
	There 2. Once by sol 3. For no	fore, once the WDT tware. Re on-maska	e counting M14 and eset is the ble interru	starts, it o WDTM13 only way	cannot be bits have to clear th ng due to	stopped been set nese bits.	except by	cannot be	e cleared (0) quest signal					

#### 19.4 External Interrupt Request Input Pins (NMI, INTP0 to INTP6)

#### 19.4.1 Noise elimination

#### (1) Noise elimination for NMI pin

The NMI pin includes a noise eliminator that operates using analog delay. Therefore, a signal input to the NMI pin is not detected as an edge unless it maintains its input level for a certain period. The edge is detected only after a certain period has elapsed.

The NMI pin is used for releasing the STOP mode. In the STOP mode, noise elimination using the system clock is not performed because the internal system clock is stopped.

#### (2) Noise elimination for INTP0 to INTP6 pins

The INTP0 to INTP6 pins include a noise eliminator that operates using analog delay. Therefore, a signal input to each pin is not detected as an edge unless it maintains its input level for a certain period. The edge is detected only after a certain period has elapsed.

#### 19.4.2 Edge detection

The valid edges of the NMI and INTP0 to INTP6 pins can be selected from the following four types for each pin.

- Falling edge
- Rising edge
- Both edges
- No edge detection

After reset, the edge detection for the NMI pin is set to "no edge detection". Therefore, interrupt requests cannot be acknowledged (the NMI pin functions as a normal port) unless a valid edge is specified by the INTR0, INTF0, INTR9H, and INTF9H registers.

When using the P02/NMI pin as an output port, set the NMI pin valid edge to "no edge detection".

#### (1) External interrupt rising and falling edge specification registers 0 (INTR0, INTF0)

These are 8-bit registers that specify detection of the rising and falling edges of the NMI and INTP0 to INTP3 pins.

These registers can be read or written in 8-bit or 1-bit units. After reset, these registers are cleared to 00H.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting the INTF0n and INTR0n bits = 00.

After res	set: 00H	R/W	Address: I	NTR0 FFFI	FC20H, IN	NTF0 FFFF	FC00H	
	7	6	5	4	3	2	1	0
INTR0	0	INTR06	INTR05	INTR04	INTR03	INTR02	0	0
		INTP3	INTP2	INTP1	INTP0	NMI		
	7	6	5	4	3	2	1	0
INTF0	0	INTF06	INTF05	INTF04	INTF03	INTF02	0	0
		INTP3	INTP2	INTP1	INTP0	NMI		
Rema	<b>k</b> Fors	pecification	n of the v	alid edae.	refer to <b>T</b> a	able 19-3	_	

INTF0n	INTR0n	Valid edge specification (n = 2 to 6)
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

**Remark** n = 2: Control of NMI pin

n = 3 to 6: Control of INTP0 to INTP3 pins

(2) External interrupt rising and falling edge specification registers 9H (INTR9H, INTF9H) These are 8-bit registers that specify detection of the rising edge of the INTP4 to INTP6 pins. These registers can be read or written in 8-bit or 1-bit units. After reset, these registers are cleared to 00H.

Caution When switching to the port function from the external interrupt function (alternate function), edge detection may be performed. Therefore, set the port mode after setting the INTF9n and INTR9n bits = 00.

After res	et: 00H	R/W	Address: IN	ITR9H FF	FFFC33H,	INTF9H FF	FFFC13H		
	7	6	5	4	3	2	1	0	
INTR9H	INTR915	INTR914	INTR913	0	0	0	0	0	
	INTP6	INTP5	INTP4						
	7	6	5	4	3	2	1	0	
INTF9H	INTF915	INTF914	INTF913	0	0	0	0	0	
	INTP6	INTP5	INTP4						
Remark	For spe	ecification	of the vali	d edge, i	refer to <b>Ta</b>	ble 19-4.			

#### Table 19-4. INTP4 to INTP6 Pins Valid Edge Specification

INTF9n	INTR9n	Valid edge specification (n = 13 to 15)
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both edges

**Remark** n = 13 to 15: Control of INTP4 to INTP6 pins

#### **19.5 Software Exceptions**


A software exception is generated when the CPU executes the TRAP instruction. Software exceptions can always be acknowledged.

#### 19.5.1 Operation

If a software exception occurs, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to EIPC.
- <2> Saves the current PSW to EIPSW.
- <3> Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- <4> Sets the PSW.EP and PSW.ID bits to 1.
- <5> Loads the handler address (00000040H or 00000050H) for the software exception routine to the PC and transfers control.

Figure 19-8 shows the software exception processing flow.



#### Figure 19-8. Software Exception Processing

The handler address is determined by the operand (vector) of the TRAP instruction. If the vector is 00H to 1FH, the handler address is 00000040H, and if the vector is 10H to 1FH, the handler address is 00000050H.

#### 19.5.2 Restore


Execution is restored from software exception processing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

- <1> Loads the restored PC and PSW from EIPC and EIPSW because the PSW.EP bit is 1.
- <2> Transfers control to the address of the restored PC and PSW.

Figure 19-9 shows the processing flow of the RETI instruction.





#### 19.5.3 EP flag

The EP flag is a status flag that indicates that exception processing is in progress. It is set when an exception occurs.


After res	set: 00000020I	4									
	31		8	7	6	5	4	3	2	1	0
PSW		0		NP	EP	ID	SAT	CY	OV	S	Ζ
	EP	Exception p	roces	ssing	status	3					
	0	Exception processing not in progress	Exception processing not in progress								
	1	Exception processing in progress									

#### 19.6 Exception Trap

The exception trap is an interrupt that is requested when the illegal execution of an instruction takes place. In the V850ES/KF1, an illegal opcode trap (ILGOP) is considered as an exception trap.

#### 19.6.1 Illegal opcode

An illegal opcode is defined as an instruction with instruction opcode (bits 10 to 5) = 111111B, sub-opcode (bits 26 to 23) = 0111B to 1111B, and sub-opcode (bit 16) = 0B. When such an instruction is executed, an exception trap is generated.



### Caution It is recommended not to use illegal opcode because instructions may newly be assigned in the future.


#### (1) Operation

Upon generation of an exception trap, the CPU performs the following processing and transfers control to a handler routine.

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits.
- <4> Loads the handler address (0000060H) for the exception trap routine to the PC and transfers control.

Figure 19-10 shows the exception trap processing flow.

Figure 19-10. Exception Trap Processing




#### (2) Restore


Execution is restored from exception trap processing by the DBRET instruction. When the DBRET instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

<1> Loads the restored PC and PSW from DBPC and DBPSW.

<2> Transfers control to the loaded address of the restored PC and PSW.

Figure 19-11 shows the processing flow for restore from exception trap processing.





#### 19.6.2 Debug trap

A debug trap is an exception that occurs upon execution of the DBTRAP instruction and that can be acknowledged at all times.

When a debug trap occurs, the CPU performs the following processing.

#### (1) Operation

- <1> Saves the restored PC to DBPC.
- <2> Saves the current PSW to DBPSW.
- <3> Sets the PSW.NP, PSW.EP, and PSW.ID bits to 1.
- <4> Sets the handler address (0000060H) for the debug trap routine to the PC and transfers control.

Figure 19-12 shows the debug trap processing flow.




Figure 19-12. Debug Trap Processing

#### (2) Restore

Execution is restored from debug trap processing by the DBRET instruction. When the DBRET instruction is executed, the CPU performs the following processing and transfers control to the address of the restored PC.

<1> Loads the restored PC and PSW from DBPC and DBPSW.

<2> Transfers control to the loaded address of the restored PC and PSW.

Figure 19-13 shows the processing flow for restore from debug trap processing.




Figure 19-13. Processing Flow for Restore from Debug Trap

#### **19.7 Multiple Interrupt Servicing Control**

Multiple interrupt servicing control is a function that stops an interrupt service routine currently in progress if a higher priority interrupt request signal is generated, and processes the acknowledgment operation of the higher priority interrupt request signal.

If an interrupt request signal with a lower or equal priority is generated and a service routine is currently in progress, the later interrupt request signal will be held pending.

Multiple interrupt servicing control is performed when interrupts are enabled (PSW.ID bit = 0). Even in an interrupt servicing routine, multiple interrupt control must be performed while interrupts are enabled (ID bit = 0).

If a maskable interrupt or software exception is generated in a maskable interrupt or software exception service program, EIPC and EIPSW must be saved.

The following example illustrates the procedure.


#### (1) To acknowledge maskable interrupt request signals in service program

Service program for maskable interrupt or exception

EIPC saved to memory or register	
<ul> <li>EIPC sayed to moment or register</li> </ul>	
• EIFC saved to memory of register	
EIPSW saved to memory or register	
<ul> <li>El instruction (enables interrupt acknowledgment)</li> </ul>	
···	rrupt
<ul> <li>DI instruction (disables interrupt acknowledgment)</li> </ul>	
<ul> <li>Saved value restored to EIPSW</li> </ul>	
Saved value restored to EIPC	
RETI instruction	

#### (2) To generate exception in service program

Service program for maskable interrupt or exception



Priorities 0 to 7 (0 is the highest) can be set for each maskable interrupt request in multiple interrupt servicing control by software. To set a priority level, write values to the xxICn.xxPRn0 to xxICn.xxPRn2 bits corresponding to each maskable interrupt request. After reset, interrupt requests are masked by the xxICn.xxMKn bit, and the priority is set to level 7 by the xxPRn0 to xxPRn2 bits.

Priorities of maskable interrupts are as follows.

(High) Level 0 > Level 1 > Level 2 > Level 3 > Level 4 > Level 5 > Level 6 > Level 7 (Low)

Interrupt servicing that has been suspended as a result of multiple interrupt servicing control is resumed after the interrupt servicing of the higher priority has been completed and the RETI instruction has been executed. A pending interrupt request signal is acknowledged after the current interrupt servicing has been completed and the RETI instruction has been executed.


Caution In a non-maskable interrupt servicing routine (in the time until the RETI instruction is executed), maskable interrupts are not acknowledged and held pending.

#### 19.8 Interrupt Response Time

Except in the following cases, the CPU interrupt response time is a minimum of 4 clocks. If inputting consecutive interrupt request signals, at least 4 clocks must be placed between each interrupt request signal.

- IDLE/STOP mode
- External bus access
- Consecutive interrupt request non-sample instruction (refer to 19.9 Periods in Which Interrupts Are Not Acknowledged by CPU)
- Access to interrupt control register
- Access to peripheral I/O register

#### Figure 19-14. Pipeline Operation During Interrupt Request Signal Acknowledgment (Outline)



#### 19.9 Periods in Which Interrupts Are Not Acknowledged by CPU


Interrupts are acknowledged by the CPU while an instruction is being executed. However, no interrupt is acknowledged between an interrupt request non-sample instruction and the next instruction (interrupts are held pending).

The following instructions are interrupt request non-sample instructions.

- El instruction
- DI instruction
- LDSR reg2, 0x5 instructions (vs. PSW)
- Store instruction for the PRCMD register
- Store instruction and SET1, NOT1, and CLR1 instructions for the following registers
  - Interrupt-related registers:
    - Interrupt control register (xxICn), interrupt mask registers 0, 1, 3 (IMR0, IMR1, IMR3)
  - Power save control register (PSC)

#### 19.10 Cautions

Design the system so that restoring by the RETI instruction is as follows after a non-maskable interrupt triggered by a non-maskable interrupt request signal (INTWDT1/INTWDT2) is serviced.





#### CHAPTER 20 KEY INTERRUPT FUNCTION

#### 20.1 Function


A key interrupt request signal (INTKR) can be generated by inputting a falling edge to the eight key input pins (KR0 to KR7) by setting the KRM register.

# Caution If any of the KR0 to KR7 pins is at low level, the INTKR signal is not generated even if a falling edge is input to another pin.

Flag	Pin Description
KRM0	Controls KR0 signal in 1-bit units
KRM1	Controls KR1 signal in 1-bit units
KRM2	Controls KR2 signal in 1-bit units
KRM3	Controls KR3 signal in 1-bit units
KRM4	Controls KR4 signal in 1-bit units
KRM5	Controls KR5 signal in 1-bit units
KRM6	Controls KR6 signal in 1-bit units
KRM7	Controls KR7 signal in 1-bit units

#### Table 20-1. Assignment of Key Return Detection Pins

#### Figure 20-1. Key Return Block Diagram



#### 20.2 Register

#### (1) Key return mode register (KRM)

The KRM register controls the KRM0 to KRM7 bits using the KR0 to KR7 signals. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After rese	et: 00H	R/W A	ddress: Ff	FFF300H					
	7	6	5	4	3	2	1	0	
KRM	KRM7	KRM6	KRM5	KRM4	KRM3	KRM2	KRM1	KRM0	
_									
	KRMn		Key return mode control						
	0	Does not o	Does not detect key return signal						
	1	Detects ke	Detects key return signal						
	1       Detects key return signal         Caution       If the KRM register is changed, an interrupt request signal (INTKR) may line generated. To prevent this, change the KRM register after disabling interrupt (DI), and then enable interrupts (EI) after clearing the interrupt request flat (KRIC.KRIF bit) to 0.         Remark       For the alternate-function pin settings, refer to Table 4-14 Settings When Port Pin Are Used for Alternate Functions.								ng interrupts request flag

#### **CHAPTER 21 STANDBY FUNCTION**

#### 21.1 Overview

The power consumption of the system can be effectively reduced by using the standby modes in combination and selecting the appropriate mode for the application.

The available standby modes are listed in Table 21-1.


Mode	Functional Outline
HALT mode	Mode to stop only the operating clock of the CPU
IDLE mode	Mode to stop all the operations of the internal circuits except the oscillator <sup>Note 1</sup>
STOP mode	Mode to stop all the operations of the internal circuits except the subclock oscillator <sup>Note 2</sup>
Subclock operation mode	Mode to use the subclock as the internal system clock
Sub-IDLE mode	Mode to stop all the operations of the internal circuits, except the oscillator, in the subclock operation mode

#### Table 21-1. Standby Modes

**Notes 1.** The PLL does not stop. To realize low power consumption, stop the PLL and then shift to the IDLE mode.


2. Change to the clock-through mode, stop the PLL, then shift to the STOP mode. For details, refer to CHAPTER 6 CLOCK GENERATION FUNCTION.

Figure 21-1. Status Transition (1/2)



- internal interrupt request signal from peripheral functions operable in IDLE mode.4. Non-maskable interrupt request signal (NMI pin input, INTWDT2 (when the CPU is operating on the
- 4. Non-maskable interrupt request signal (NMI pin input, IN I WD I 2 (when the CPO is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), or unmasked internal interrupt request signal from peripheral functions operable in STOP mode.
- 5. Reset by RESET pin input or watchdog timer 2 (when the CPU is operating on the subclock) overflow (WDTRES2).





#### 21.2 Registers

#### (1) Power save control register (PSC)

This is an 8-bit register that controls the standby function. The STP bit of this register is used to specify the standby mode. The PSC register is a special register that can be written to only in a special sequence (refer to **3.4.7 Special registers**).

This register can be read or written in 8-bit or 1-bit units. Reset sets PSC to 00H.

	<7>	6	<5>	<4>	3	2	<1>	0
PSC	NMI2M	0	NMIOM	INTM	0	0	STP	0
							•	
	NMI2M	(	Control of re	leasing star	ndby mode	Note by IN	FWDT2 sigr	nal
	0	Releasin	g standby m	node <sup>Note</sup> by I	NTWDT2	signal ena	bled	
	1	Releasin	g standby m	node <sup>Note</sup> by I	NTWDT2	signal disa	abled	
		1						
	NMIOM		Control of releasing standby mode <sup>Note</sup> by NMI pin input					
	0		Releasing standby mode <sup>Note</sup> by NMI pin input enabled					
	1	Releasin	g standby m	node <sup>Note</sup> by I	NMI pin in	out disable	ed	
	15 175 4	0.11	<u>, , , ,</u>		Note			
	INTM		Control of releasing standby mode <sup>Note</sup> by maskable interrupt request signals					
	0		Releasing standby mode <sup>Note</sup> by maskable interrupt request signals enabled Releasing standby mode <sup>Note</sup> by maskable interrupt request signals disabled					
	STP	Standby mode <sup>Note</sup> setting						
	0	Normal n	Normal mode					
	1	Standby						
ote In this case, st	andby mo	ode mear	ns the IDLE	E/STOP m	ode; it do	es not in	clude the H	HALT mode.
-	of NM	12M, NM	IOM, and	INTM bit	s becon	nes inva	lid. If t	at the same here is an u node is set, se

#### (2) Power save mode register (PSMR)

This is an 8-bit register that controls the operation status in the standby mode and the clock operation. This register can be read or written in 8-bit or 1-bit units. Reset sets PSMR to 00H.

	7	6	5	4	3	2	1	<0>	
PSMR	XTSTP	0	0	0	0	0	0	PSM	
		1							
	XTSTP		Specification of subclock oscillator use						
	0	Subclock	Subclock oscillator used						
	1	Subclock	oscillator n	ot used					
	PSM		Spe	cification of	operation	n standby	mode		
	0	IDLE mo	IDLE mode						
	1	STOP m	ode						
	re to clear		TP bit to	-	subclock lister to (		or conne	ction.	

#### (3) Oscillation stabilization time selection register (OSTS)

The wait time until the oscillation stabilizes after the STOP mode is released is controlled by the OSTS register. The OSTS register can be read or written in 8-bit units. Reset sets OSTS to 01H.

After res	set: 01H	R/W	Address: F	FFFF6C	ЭН				
	7	6	5	4	3	2	1	0	
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0	
OSTS2 OSTS1 OSTS0 Selection of oscillation stabilization time									
						f	x		
					4 MHz	5 N	1Hz	10 MHz	
	0	0	0	2 <sup>13</sup> /fx	2.048 ms	s 1.60	38 ms	0.819 ms	
	0	0	1	2 <sup>15</sup> /fx	8.192 ms	6.5	54 ms	3.277 ms	
	0	1	0	2 <sup>16</sup> /fx	16.38 ms	s 13. <sup>-</sup>	11 ms	6.554 ms	
	0	1	1	2 <sup>17</sup> /fx	32.77 ms	3 26.2	21 ms	13.11 ms	
	1	0	0	2 <sup>18</sup> /fx	65.54 ms	s 52.4	43 ms	26.21 ms	
	1	0	1	2 <sup>19</sup> /fx	131.1 ms		.9 ms	52.43 ms	
	1	1	0	2 <sup>20</sup> /fx	262.1 ms		.7 ms	104.9 ms	
	1	1	1	2 <sup>21</sup> /fx	524.3 ms	s 419	.4 ms	209.7 ms	
Cautions 1. The wait time following release of the STOP mode does not include the time until the clock oscillation starts ("a" in the figure below) following release of the STOP mode, regardless of whether the STOP mode is released by reset or the occurrence of an interrupt request signal.									
STOP mode release									
Voltage waveform of X1 pin									
3. The os the OS 4. The os	<ol> <li>Vss</li></ol>								

#### 21.3 HALT Mode

#### 21.3.1 Setting and operation status

The HALT mode is set when a dedicated instruction (HALT) is executed in the normal operation mode.

In the HALT mode, the clock oscillator continues operating. Only clock supply to the CPU is stopped; clock supply to the other on-chip peripheral functions continues.

As a result, program execution is stopped, and the internal RAM retains the contents before the HALT mode was set. The on-chip peripheral functions that are independent of instruction processing by the CPU continue operating.

Table 21-3 shows the operation status in the HALT mode.

The average power consumption of the system can be reduced by using the HALT mode in combination with the normal operation mode for intermittent operation.

#### Cautions 1. Insert five or more NOP instructions after the HALT instruction.

2. If the HALT instruction is executed with an unmasked interrupt request signal held pending, the system shift to the HALT mode, but the HALT mode is immediately released by the pending interrupt request signal.

#### 21.3.2 Releasing HALT mode

The HALT mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT1, INTWDT2 signal), an unmasked maskable interrupt request signal, and reset signal (RESET pin input, WDTRES1, WDTRES2 signal).

After the HALT mode has been released, the normal operation mode is restored.

(1) Releasing HALT mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The HALT mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the HALT mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the HALT mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request with a priority higher than that of the interrupt request signal currently being serviced is issued (including a non-maskable interrupt request signal), the HALT mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status		
Non-maskable interrupt request signal	Execution branches to the handler address			
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed		

#### Table 21-2. Operation After Releasing HALT Mode by Interrupt Request Signal

#### (2) Releasing HALT mode by reset

The same operation as the normal reset operation is performed.

Table 21-3. Operat	tion Status in HALT Mode
--------------------	--------------------------

S	etting of HALT Mode	When CPU Is Opera	ating with Main Clock				
Item		When Subclock Is Not Used	When Subclock Is Used				
CPU		Stops operation					
ROM correction		Stops operation					
Main clock oscilla	tor	Oscillation enabled					
Subclock oscillato	or	_	Oscillation enabled				
Interrupt controlle	r	Operable					
Timer P (TMP0) <sup>№</sup>	te 1	Operable					
16-bit timers (TM	00, TM01)	Operable					
8-bit timers (TM50	ners (TM50, TM51) Operable						
Timer H (TMH0, TMH1)		Operable					
Watch timer		Operable when main clock output is selected as count clock	Operable				
Watchdog timer 1		Operable					
Watchdog timer 2		Operable when main clock is selected as count clock	Operable				
Serial interface	CSI00, CSI01	Operable					
	CSIA0	Operable					
	I <sup>2</sup> C0 <sup>Note 2</sup>	Operable					
	UART0, UART1	Operable					
Key interrupt func	tion	Operable					
A/D converter		Operable					
Regulator		Operation continues					
Real-time output		Operable					
Port function		Retains status before HALT mode was set.					
External bus inter	face	Refer to 2.2 Pin Status.					
Internal data		The CPU registers, statuses, data, and all ot internal RAM are retained as they were befo					

<R>

**Notes 1.** Only in the μPD703211, 703211Y, 70F3211H, 70F3211HY

**2.** Only in the μPD703208Y, 703209Y, 703210Y, 703211Y, 70F3210Y, 70F3210HY, 70F3211HY

#### 21.4 IDLE Mode

#### 21.4.1 Setting and operation status

The IDLE mode is set by clearing the PSMR.PSM bit to 0 and setting the PSC.STP bit to 1 in the normal operation mode.

In the IDLE mode, the clock oscillator continues operation but clock supply to the CPU and other on-chip peripheral functions stops.

As a result, program execution stops and the contents of the internal RAM before the IDLE mode was set are retained. The CPU and other on-chip peripheral functions stop operating. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 21-5 shows the operation status in the IDLE mode.

The IDLE mode can reduce the power consumption more than the HALT mode because it stops the operation of the on-chip peripheral functions. The main clock oscillator does not stop, so the normal operation mode can be restored without waiting for the oscillation stabilization time after the IDLE mode has been released, in the same manner as when the HALT mode is released.

# Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the IDLE mode.

#### 21.4.2 Releasing IDLE mode

The IDLE mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the IDLE mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

After the IDLE mode has been released, the normal operation mode is restored.

(1) Releasing IDLE mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The IDLE mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the IDLE mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is processed as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the IDLE mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the IDLE mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status
Non-maskable interrupt request signal	Execution branches to the handler address	
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed

#### Table 21-4. Operation After Releasing IDLE Mode by Interrupt Request Signal

## Caution The interrupt request signal that is disabled by setting the PSC.NMI2M, PSC.NMI0M, and PSC.INTM bits to 1 (interrupt disabled) becomes invalid and the IDLE mode is not released.

#### (2) Releasing IDLE mode by reset

The same operation as the normal reset operation is performed.

Table 21-5. Operation Status in IDLE M	Mode		in IDL	Status in	Operation	Table 21-5.
--	------	--	--------	-----------	-----------	-------------

	Setting of IDLE Mode	When CPU Is Opera	ting with Main Clock				
Item		When Subclock Is Not Used	When Subclock Is Used				
CPU		Stops operation					
ROM correction		Stops operation					
Main clock oscillat	tor	Oscillation enabled					
Subclock oscillato	r	_	Oscillation enabled				
Interrupt controlle	r	Stops operation					
Timer P (TMP0) <sup>№1</sup>	te 1	Stops operation					
16-bit timers (TM00, TM01)		TM00: Stop operation TM01: Operable when INTWT is selected as count clock and fBRG is selected as count clock of WT	TM00: Stop operation TM01: Operable when INTWT is selected as count clock				
8-bit timers (TM50	<ul> <li>-bit timers (TM50, TM51)</li> <li>Operable when TI5n is selected as count clock</li> <li>Operable when INTTM010 is selected as count clock and TM01 is enabled in</li> </ul>						
Timer H (TMH0)		Stops operation					
Timer H (TMH1)		Stops operation	Operable when $f_{\text{XT}}$ is selected as count clock				
Watch timer		Operable when main clock is selected as count clock	Operable				
Watchdog timer 1		Stops operation					
Watchdog timer 2		Stops operation	Operable when $f_{\boldsymbol{X}\boldsymbol{T}}$ is selected as count clock				
Serial interface	CSI00, CSI01	Operable when SCK0n input clock is selected	d as operation clock				
	CSIA0	Stops operation					
	I <sup>2</sup> C0 <sup>Note 2</sup>	Stops operation					
	UART0	Operable when ASCK0 is selected as count clock					
	UART1	Stops operation					
Key interrupt func	tion	Operable					
A/D converter		Stops operation <sup>Note 3</sup>					
Regulator		Operation continues					
Real-time output		Operable when INTTM5n is selected as real-time output trigger and TM5n is enabled in IDLE mode. However, the RTBH0 and RTBL0 registers cannot be updated because the CPU is stopped.					
Port function		Retains status before IDLE mode was set.					
External bus inter	face	Refer to 2.2 Pin Status.					
Internal data		The CPU registers, statuses, data, and all ot internal RAM are retained as they were before					

**Notes 1.** Only in the *µ*PD703211, 703211Y, 70F3211H, 70F3211HY

- 2. Only in the μPD703208Y, 703209Y, 703210Y, 703211Y, 70F3210Y, 70F3210HY, 70F3211HY
- 3. Set the ADM.ADCS and ADM.ADCS2 bits to 00B.

**Remark** n = 0, 1

#### 21.5 STOP Mode

#### 21.5.1 Setting and operation status

The STOP mode is set when the PSMR.PSM bit is set to 1 and the PSC.STP bit is set to 1 in the normal operation mode.

In the STOP mode, the subclock oscillator continues operating but the main clock oscillator stops. Clock supply to the CPU and the on-chip peripheral functions is stopped.

As a result, program execution is stopped, and the contents of the internal RAM before the STOP mode was set are retained. The on-chip peripheral functions that operate with the clock oscillated by the subclock oscillator or an external clock continue operating.

Table 21-7 shows the operation status in the STOP mode.

Because the STOP stops operation of the main clock oscillator, it reduces the power consumption to a level lower than the IDLE mode. If the subclock oscillator and external clock are not used, the power consumption can be minimized with only leakage current flowing.

### Caution Insert five or more NOP instructions after the instruction that stores data in the PSC register to set the STOP mode.

#### 21.5.2 Releasing STOP mode

The STOP mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the STOP mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

After the STOP mode has been released, the normal operation mode is restored after the oscillation stabilization time has been secured.

(1) Releasing STOP mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The STOP mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the software STOP mode is set in an interrupt servicing routine, however, an interrupt request that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the STOP mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the STOP mode is released and that interrupt request signal is acknowledged.

#### Table 21-6. Operation After Releasing STOP Mode by Interrupt Request Signal

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status			
Non-maskable interrupt request signal	Execution branches to the handler address				
Maskable interrupt request signal	Execution branches to the handler The next instruction is executed address or the next instruction is executed				

# Caution The interrupt request signal that is disabled by setting the PSC.NMI2M, PSC.NMI0M, and PSC.INTM bits to 1 (interrupt disabled) becomes invalid and the STOP mode is not released.

# (2) Releasing STOP mode by reset

The same operation as the normal reset operation is performed.

S	etting of STOP Mode	When CPU Is Operating with Main Clock				
Item		When Subclock Is Not Used When Subclock Is Used				
CPU		Stops operation				
ROM correction		Stops operation				
Main clock oscilla	tor	Oscillation stops				
Subclock oscillate	or	_	Oscillation enabled			
Interrupt controlle	r	Stops operation				
Timer P (TMP0) <sup>№</sup>	ote 1	Stops operation				
16-bit timers (TM	00, TM01)	Stops operation	TM00: Stop operation TM01: Operable when INTWT is selected as count clock and $f_{XT}$ is selected as count clock of WT			
8-bit timers (TM50, TM51)		Operable when TI5n is selected as count clock	Operable when TI5n is selected as count clock or when INTTM010 is selected as count clock and TM01 is enabled in STOP mode			
Timer H (TMH0)		Stops operation				
Timer H (TMH1)		Stops operation Operable when fxT is selected as c				
Watch timer		Stops operation	Operable when $f_{\text{XT}}$ is selected as count clock			
Watchdog timer 1		Stops operation				
Watchdog timer 2	2	Stops operation	Operable when $f_{XT}$ is selected as count clock			
Serial interface	CSI00, CSI01	Operable when SCK0n input clock is selected as operation clock				
	CSIA0	Stops operation				
	I <sup>2</sup> C0 <sup>Note 2</sup>	Stops operation				
	UART0	Operable when ASCK0 is selected as count clock				
	UART1	Stops operation				
Key interrupt fund	tion	Operable				
A/D converter		Stops operation <sup>Note 3</sup>				
Regulator		Stops operation				
Real-time output       Operable when INTTM5n is selected as real-time output trigger and TM5n STOP mode. However, the RTBH0 and RTBL0 registers cannot be update the CPU is stopped.						
Port function Retains status before STOP mode was set.						
External bus inter	face	Refer to 2.2 Pin Status.				
Internal data The CPU registers, statuses, data, and all other internal data such as the content internal RAM are retained as they were before the STOP mode was set.						

**Notes 1.** Only in the μPD703211, 703211Y, 70F3211H, 70F3211HY

**2.** Only in the μPD703208Y, 703209Y, 703210Y, 703211Y, 70F3210Y, 70F3210HY, 70F3211HY

3. Set the ADM.ADCS and ADM.ADCS2 bits to 00B.

**Remark** n = 0, 1

<R>


<R>

## 21.5.3 Securing oscillation stabilization time when STOP mode is released

When the STOP mode is released, only the oscillation stabilization time set by the OSTS register elapses. If the STOP mode has been released by reset, however, the reset value of the OSTS register,  $2^{15}$ /fx (8.192 ms at fx = 4 MHz) elapses.

The operation performed when the STOP mode is released by an interrupt request signal is shown below.

# Figure 21-2. Oscillation Stabilization Time



# Caution For details of the OSTS register, refer to 21.2 (3) Oscillation stabilization time selection register (OSTS).

# 21.6 Subclock Operation Mode

### 21.6.1 Setting and operation status

The subclock operation mode is set when the PCC.CK3 bit is set to 1 in the normal operation mode.

When the subclock operation mode is set, the internal system clock is changed from the main clock to the subclock. When the PCC.MCK bit is set to 1, the operation of the main clock oscillator is stopped. As a result, the system operates only with the subclock.

Table 21-8 shows the operation status in subclock operation mode.

In the subclock operation mode, the power consumption can be reduced to a level lower than in the normal operation mode because the subclock is used as the internal system clock. In addition, the power consumption can be further reduced to the level of the STOP mode by stopping the operation of the main clock oscillator.

- Cautions 1. When manipulating the CK3 bit, do not change the set values of the PCC.CK2 to PCC.CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details, refer to 6.3 (1) Processor clock control register (PCC).
  - If the following conditions are not satisfied, change the CK2 to CK0 bits so that the conditions are satisfied and set the subclock operation mode. Internal system clock (fcLk) > Subclock (fxT: 32.768 kHz) × 4

Remark Internal system clock (fcLK): Clock generated from the main clock (fxx) by setting bits CK2 to CK0

#### 21.6.2 Releasing subclock operation mode

The subclock operation mode is released when the CK3 bit is cleared to 0 or by reset ( $\overline{\text{RESET}}$  pin input, WDTRES1, WDTRES2 signal). If the main clock is stopped (MCK bit = 1), set the MCK bit to 1, secure the oscillation stabilization time of the main clock by software, and clear the CK3 bit to 0.

The normal operation mode is restored when the subclock operation mode is released.

Caution When manipulating the CK3 bit, do not change the set values of the CK2 to CK0 bits (using a bit manipulation instruction to manipulate the bit is recommended). For details, refer to 6.3 (1) Processor clock control register (PCC).

	Setting of Subclock Operation	Operation Status				
Item	Mode	When Main Clock Is Oscillating	When Main Clock Is Stopped			
CPU		Operable				
ROM correction		Operable				
Subclock oscillate	or	Oscillation enabled				
Interrupt controlle	er	Operable				
Timer P (TMP0) <sup>NG</sup>	ote 1	Operable Stops operation				
16-bit timers (TM00, TM01)		Operable	TM00: Stop operation TM01: Operable when INTWT is selected as count clock and $f_{XT}$ is selected as count clock of WT			
8-bit timers (TM5	0, TM51)	Operable	Operable when TI5n is selected as count clock			
			Operable when INTTM010 is selected as count clock and when TM01 is enabled in subclock operation mode			
Timer H (TMH0)		Operable	Stops operation			
Timer H (TMH1)		Operable	Operable when $f_{XT}$ is selected as count clock			
Watch timer		Operable	Operable when $f_{XT}$ is selected as count clock			
Watchdog timer 1		Operable	Stops operation			
Watchdog timer 2	2	Operable	Operable when fxT is selected as count clock			
Serial interface	CSI00, CSI01	Operable	Operable when SCK0n input clock is selected as operation clock			
	CSIA0	Operable	Stops operation			
	I <sup>2</sup> C0 <sup>Note 2</sup>	Operable	Stops operation			
	UART0	Operable	Operable when ASCK0 is selected as count clock			
	UART1	Operable	Stops operation			
Key interrupt fund	tion	Operable				
A/D converter		Operable	Stops operation			
Regulator		Operation continues				
Real-time output		Operable Operable Operable when INTTM5n is selected as count clock of TM5n				
Port function		Settable				
External bus interface		Operable				
Internal data		Settable				

### Table 21-8. Operation Status in Subclock Operation Mode

**Notes 1.** Only in the μPD703211, 703211Y, 70F3211H, 70F3211HY

2. Only in the μPD703208Y, 703209Y, 703210Y, 703211Y, 70F3210Y, 70F3210HY, 70F3211HY

**Remark** n = 0, 1

653

### 21.7 Sub-IDLE Mode

#### 21.7.1 Setting and operation status

The sub-IDLE mode is set when the PSMR.PSM bit is cleared to 0 and the PSC.STP bit is set to 1 in the subclock operation mode.

In this mode, the clock oscillator continues operation but clock supply to the CPU and the other on-chip peripheral functions is stopped.

As a result, program execution is stopped and the contents of the internal RAM before the sub-IDLE mode was set are retained. The CPU and the other on-chip peripheral functions are stopped. However, the on-chip peripheral functions that can operate with the subclock or an external clock continue operating.

Table 21-10 shows the operation status in the sub-IDLE mode.

Because the sub-IDLE mode stops operation of the CPU and other on-chip peripheral functions, it can reduce the power consumption more than the subclock operation mode. If the sub-IDLE mode is set after the main clock has been stopped, the power consumption can be reduced to a level as low as that in the STOP mode.

# <R> Caution Following the store instruction to the PSC register to set the sub-IDLE mode, insert five or more NOP instructions.

#### 21.7.2 Releasing sub-IDLE mode

The sub-IDLE mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal (when the CPU is operating on the subclock)), unmasked external interrupt request signal (INTP0 to INTP6 pin input), unmasked internal interrupt request signal from the peripheral functions operable in the sub-IDLE mode, or reset (RESET pin input, WDTRES2 signal (when the CPU is operating on the subclock)).

When the sub-IDLE mode is released by an interrupt request signal, the subclock operation mode is set. If it is released by reset, the normal operation mode is restored.

# (1) Releasing sub-IDLE mode by non-maskable interrupt request signal or unmasked maskable interrupt request signal

The sub-IDLE mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt request signal, regardless of the priority of the interrupt request. If the sub-IDLE mode is set in an interrupt servicing routine, however, an interrupt request signal that is issued later is serviced as follows.

- (a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced is issued, only the sub-IDLE mode is released, and that interrupt request signal is not acknowledged. The interrupt request signal itself is retained.
- (b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced is issued (including a non-maskable interrupt request signal), the sub-IDLE mode is released and that interrupt request signal is acknowledged.

Release Source	Interrupt Enabled (EI) Status	Interrupt Disabled (DI) Status				
Non-maskable interrupt request signal	Execution branches to the handler address					
Maskable interrupt request signal	Execution branches to the handler address or the next instruction is executed	The next instruction is executed				

#### Table 21-9. Operation After Releasing Sub-IDLE Mode by Interrupt Request Signal

Caution The interrupt request signal that is disabled by setting the PSC.NMI2M, PSC.NMI0M, and PSC.INTM bits to 1 (interrupt disabled) becomes invalid and the sub-IDLE mode is not released.

#### (2) Releasing sub-IDLE mode by reset

The same operation as the normal reset operation is performed.

Table 21-10.	Operation	Status in	Sub-IDLE Mode
--------------	-----------	-----------	---------------

		Setting of Sub-IDLE	Operatio	on Status			
	Item	Mode	When Main Clock Is Oscillating	When Main Clock Is Stopped			
	CPU		Stops operation				
	ROM correction		Stops operation				
	Subclock oscillator		Oscillation enabled				
	Interrupt controller		Stops operation				
	Timer P (TMP0) <sup>Note</sup>	1	Stops operation				
	16-bit timers (TM00	), TM01)	TM00: Stop operation       TM00: Stop operation         TM01: Operable when INTWT is selected as count clock       TM01: Operable when INTWT is as count clock and fxT is selected clock of WT				
<r></r>	8-bit timers (TM50,	TM51)	Operable when TI5n is selected as count of	clock			
			Operable when INTTM010 is selected as count clock and when TM01 is enab sub-IDLE mode				
	Timer H (TMH0)		Stops operation				
	Timer H (TMH1)		Operable when fxT is selected as count clock				
<r></r>	Watch timer		Operable	Operable when $f_{XT}$ is selected as count clock			
<r></r>	Watchdog timer 1		Stops operation	Stops operation			
	Watchdog timer 2		Operable when $f_{xT}$ is selected as count clock				
<r></r>	Serial interface	CSI00, CSI01	Operable when SCK0n input clock is selecte	d as operation clock			
		CSIA0	Stops operation				
		I <sup>2</sup> C0 <sup>Note 2</sup>	Stops operation				
		UART0	Operable when ASCK0 is selected as count	clock			
		UART1	Stops operation				
	Key interrupt functi	on	Operable				
	A/D converter		Stops operation <sup>Note 3</sup>				
<r></r>	Regulator		Stops operation				
	Real-time output		Operable when INTTM5n is selected as real-time output trigger and TI5n is selected as count clock of TM5n				
	Port function		Retains status before sub-IDLE mode was se	et.			
	External bus interfa	ace	Refer to 2.2 Pin Status.				
	Internal data The CPU registers, statuses, data, and all other internal data such as the contribution internal RAM are retained as they were before the sub-IDLE mode was set.						

**Notes 1.** Only in the *µ*PD703211, 703211Y, 70F3211H, 70F3211HY

**2.** Only in the μPD703208Y, 703209Y, 703210Y, 703211Y, 70F3210Y, 70F3210HY, 70F3211HY

3. Set the ADM.ADCS and ADM.ADCS2 bits to 00B.

**Remark** n = 0, 1

<R>

# **CHAPTER 22 RESET FUNCTION**

## 22.1 Overview


The following reset functions are available.

- Reset function by RESET pin input
- Reset function by overflow of watchdog timer 1 (WDTRES1)
- Reset function by overflow of watchdog timer 2 (WDTRES2)

If the RESET pin goes high, the reset status is released, and the CPU starts executing the program. Initialize the contents of each register in the program as necessary.

The RESET pin has a noise eliminator that operates by analog delay to prevent malfunction caused by noise.

# 22.2 Configuration



#### Figure 22-1. Reset Block Diagram

## 22.3 Operation

The system is reset, initializing each hardware unit, when a low level is input to the RESET pin or if watchdog timer 1 or watchdog timer 2 overflows (WDTRES1 or WDTRES2).

While a low level is being input to the RESET pin, the main clock oscillator stops. Therefore, the overall power consumption of the system can be reduced.

If the RESET pin goes high or if the WDTRES1 or WDTRES2 signal is received, the reset status is released.

If the reset status is released by **RESET** pin input or the WDTRES2 signal, the oscillation stabilization time elapses (reset value of OSTS register: 2<sup>15</sup>/fxx) and then the CPU starts program execution.

If the reset status is released by the WDTRES1 signal, the oscillation stabilization time is not inserted because the main system clock oscillator does not stop.

Item	During Reset After Reset			
Main clock oscillator (fx)	Oscillation stops Oscillation starts			
Subclock oscillator (fxT)	Oscillation continues			
Peripheral clock (fxx to fxx/1024)	Operation stops	Operation starts after securing oscillation stabilization time		
Internal system clock (fc∟ĸ)	Operation stops	Operation starts after securing oscillation stabilization time (initialized to fxx/8)		
CPU clock (fcpu)	Operation stops	Operation starts after securing oscillation stabilization time (initialized to fxx/8)		
Watchdog timer 1 clock (fxw)	Operation stops Operation starts			
CPU	Initialized         Program execution starts after seculoscillation stabilization time			
Internal RAM	Undefined if power-on reset or writing dat (data is damaged). Otherwise value immediately before rese	a to RAM (by CPU) and reset input conflict tinput is retained.		
I/O lines	High impedance			
On-chip peripheral I/O registers	Initialized to specified status			
Watchdog timer 2	Operation stops	Operation starts after securing oscillation stabilization time		
Other on-chip peripheral functions	Operation stops Operation can be started after see oscillation stabilization time			

# Table 22-1. Hardware Status on RESET Pin Input or Occurrence of WDTRES2 Signal

<R>

# Table 22-2. Hardware Status on Occurrence of WDTRES1 Signal

Item	During Reset After Reset				
Main clock oscillator (fx)	Oscillation continues				
Subclock oscillator (fxT)	Oscillation continues				
Peripheral clock (fxx to fxx/1024)	Operation stops	Operation starts			
Internal system clock (fcLK)	Oscillation continues (initialized to fxx/8)				
CPU clock (fcpu)	Oscillation continues (initialized to fxx/8)				
Watchdog timer 1 clock (fxw)	Operation continues				
Internal RAM	Undefined if writing data to RAM (by CPU) and reset input conflict (data is damaged). Otherwise value immediately before reset input is retained.				
I/O lines	High impedance				
On-chip peripheral I/O registers	Initialized to specified status				
Watchdog timer 2	Operation stops Operation starts				
Other on-chip peripheral functions	Operation stops Operation can be started				




Figure 22-2. Hardware Status on RESET Input

Figure 22-3. Operation on Power Application








Figure 22-4. Timing of Reset Operation by Watchdog Timer 1



<R>

Figure 22-5. Timing of Reset Operation by Watchdog Timer 2




# **CHAPTER 23 REGULATOR**

## 23.1 Overview

The V850ES/KF1 includes a regulator to reduce the power consumption and noise.

This regulator supplies a stepped-down V<sub>DD</sub> power supply voltage to the oscillator block and internal logic circuits (except the A/D converter and output buffer). The regulator output voltage is set to 3.6 V (TYP.).

# <R> Caution When using the regulator (REGC = 10 $\mu$ F), the external clock cannot be input to the main clock oscillator or subclock oscillator.



#### Figure 23-1. Regulator


# 23.2 Operation

The regulator stops operating in the following modes and the supply voltage to the oscillator is V<sub>DD</sub> (but only when REGC = 10  $\mu$ F).

- During reset
- In STOP mode
- In sub-IDLE mode

When using the regulator, be sure to connect a capacitor (10  $\mu$ F) to the REGC pin to stabilize the regulator output. A diagram of the regulator pin connections is shown below.





# **CHAPTER 24 ROM CORRECTION FUNCTION**

# 24.1 Overview

The ROM correction function is used to replace part of the program in the internal ROM with the program of an external memory or the internal RAM.

By using this function, program bugs found in the internal ROM can be corrected.

Up to four address can be specified for correction.




Figure 24-1. Block Diagram of ROM Correction

## 24.2 Registers

#### (1) Correction address registers 0 to 3 (CORAD0 to CORAD3)

These registers are used to set the first address of the program to be corrected.

The program can be corrected at up to four places because four CORADn registers are provided.

The CORADn register can be read or written in 32-bit units.


If the higher 16 bits of the CORADn register are used as the CORADnH register, and the lower 16 bits as the CORADnL register, these registers can be read or written in 16-bit units.

After reset, CORADn is cleared to 0000000H.

Because the ROM capacity differs depending on the product, set correction addresses in the following ranges.

μPD703208, 703208Y (64 KB):000000H to 000FFFFHμPD703209, 703209Y (96 KB):000000H to 0017FFEHμPD703210, 703210Y, 70F3210, 70F3210Y, 70F3210H, 70F3210HY (128 KB):000000H to 001FFFEHμPD703211, 703211Y, 70F3211H, 70F3211HY (256 KB):000000H to 003FFFEH

Bits 0 and 20 to 31 are fixed to 0.



### (2) Correction control register (CORCN)

This register disables or enables the correction operation at the address specified by the CORADn register. Each channel can be enabled or disabled by this register.

This register can be read or written in 8-bit or 1-bit units.

After reset, CORCN is cleared to 00H.


After res	et: 00H	R/W	Address:	FFFFF880	Н			
	7	6	5	4	<3>	<2>	<1>	<0>
CORCN	0	0	0	0	COREN3	COREN2	COREN1	COREN0
	CORENn		(	Correction of	peration er	nable/disab	le	
	0	Disabled						
	1	Enabled						
	Remark	n = 0 to 3	3					

#### Table 24-1. Correspondence Between CORCN Register Bits and CORADn Registers

CORCN Register Bit	Corresponding CORADn Register
COREN3	CORAD3
COREN2	CORAD2
COREN1	CORAD1
COREN0	CORAD0

#### 24.3 ROM Correction Operation and Program Flow

- <1> If the address to be corrected and the fetch address of the internal ROM match, the fetch code is replaced by the DBTRAP instruction.
- <2> When the DBTRAP instruction is executed, execution branches to address 0000060H.
- <3> Software processing after branching causes the result of ROM correction to be judged (the fetch address and ROM correction operation are confirmed) and execution to branch to the correction software.
- <4> After the correction software has been executed, the return address is set, and return processing is started by the DBRET instruction.
- Cautions 1. The software that performs <3> and <4> must be executed in the external memory or internal RAM.
  - 2. When setting an address to be corrected to the CORADn register, clear the higher bits to 0 in accordance with the capacity of the internal ROM.
  - 3. The ROM correction function cannot be used to correct the data of the internal ROM. It can only be used to correct instruction codes. If ROM correction is used to correct data, that data is replaced with the DBTRAP instruction code.





# CHAPTER 25 FLASH MEMORY (SINGLE POWER)

The following products are the flash memory versions (single power) of the V850ES/KF1.

- Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing and application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for the commercial samples (not engineering samples) of the mask ROM version. For the electrical specifications related to the flash memory rewriting, refer to CHAPTER 28 ELECTRICAL SPECIFICATIONS (MASK ROM VERSION OF 256 KB AND SINGLE-POWER FLASH MEMORY VERSION).
- μPD70F3210H, 70F3210HY: 128 KB flash memory
- μPD70F3211H, 70F3211HY: 256 KB flash memory

Flash memory versions are commonly used in the following development environments and mass production applications.

- O For altering software after the V850ES/KF1 is soldered onto the target system.
- O For data adjustment when starting mass production.
- O For differentiating software according to the specification in small scale production of various models.
- O For facilitating inventory management.
- O For updating software after shipment.

# 25.1 Features

- O 4-byte/1-clock access (when instruction is fetched)
- O Capacity: 256/128 KB
- O Write voltage: Erase/write with a single power supply
- O Rewriting method
  - Rewriting by communication with dedicated flash programmer via serial interface (on-board/off-board programming)
  - Rewriting flash memory by user program (self programming)
- O Flash memory write prohibit function supported (security function)
- O Safe rewriting of entire flash memory area by self programming using boot swap function
- O Interrupts can be acknowledged during self programming.

Cautions 1. <u>When writing/erasing the flash memory using a flash programmer, a single-power flash</u> <u>memory differs from a two-power flash memory in the following points.</u>

- A flash programming mode setting pin (FLMD1 pin) must be connected in addition to the pins connected in a two-power flash memory.
- The pin used as a handshake signal differs when writing/erasing the flash memory with CSI + HS communication.

 Two-power flash memory:
 PCS1/CS1

 Single-power flash memory:
 PCM0/WAIT

2. While self programming is executed, TM50 and TM51 (interrupts, including INTTM50 and INTTM51) cannot be used. For details, refer to 25.5.6 Internal resources used.

### 25.2 Memory Configuration

The 256/128 KB internal flash memory area is divided into 128/64 blocks and can be programmed/erased in block units. All the blocks can also be erased at once.

When the boot swap function is used, the physical memory (blocks 0 to 3) located at the addresses of boot area 0 is replaced by the physical memory (blocks 4 to 7) located at the addresses of boot area 1. For details of the boot swap function, refer to **25.5 Rewriting by Self Programming**.




Figure 25-1. Flash Memory Mapping

## **25.3 Functional Outline**

The internal flash memory of the V850ES/KF1 can be rewritten by using the rewrite function of the dedicated flash programmer, regardless of whether the V850ES/KF1 has already been mounted on the target system or not (on-board/off-board programming).

In addition, a security function that prohibits rewriting the user program written to the internal flash memory is also supported, so that the program cannot be changed by an unauthorized person.

The rewrite function using the user program (self programming) is ideal for an application where it is assumed that the program is changed after production/shipment of the target system. A boot swap function that rewrites the entire flash memory area safely is also supported. In addition, interrupt servicing is supported during self programming, so that the flash memory can be rewritten under various conditions, such as while communicating with an external device.

Rewrite Method	Functional Outline	Operation Mode
On-board programming	Flash memory can be rewritten after the device is mounted on the target system, by using a dedicated flash programmer.	Flash memory programming mode
Off-board programming	Flash memory can be rewritten before the device is mounted on the target system, by using a dedicated flash programmer and a dedicated program adapter board (FA series).	
Self programming	Flash memory can be rewritten by executing a user program that has been written to the flash memory in advance by means of on-board/off- board programming. (During self-programming, instructions cannot be fetched from or data access cannot be made to the internal flash memory area. Therefore, the rewrite program must be transferred to the internal RAM or external memory in advance).	Normal operation mode

Table 25-1. Rewrite Method

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

Function	Functional Outline	Support (O: Support	ed, $\times$ : Not supported)
		On-Board/Off-Board Programming	Self Programming
Block erasure	The contents of specified memory blocks are erased.	0	0
Chip erasure	The contents of the entire memory area are erased all at once.	0	×
Write	Writing to specified addresses, and a verify check to see if write level is secured are performed.	0	0
Verify/checksum	Data read from the flash memory is compared with data transferred from the flash programmer.	0	× (Can be read by user program)
Blank check	The erasure status of the entire memory is checked.	0	0
Security setting	Use of the block erase command, chip erase command, program command, and read command can be prohibited, and rewriting boot area can be prohibited.	0	× (Supported only when setting is changed from enable to disable)

#### Table 25-2. Basic Functions

The following table lists the security functions. The block erase command prohibit, chip erase command prohibit, and program command prohibit functions are enabled by default after shipment, and security can be set by rewriting via on-board/off-board programming. Each security function can be used in combination with the others at the same time.

<R>

<R>

#### Table 25-3. Security Functions

Function	Function Outline				
Block erase command prohibit Execution of a block erase command on all blocks is prohibited. Setting of prohibit initialized by execution of a chip erase command.					
Chip erase command prohibit Execution of block erase and chip erase commands on all the blocks is prohibited. Once prohibition is set, setting of prohibition cannot be initialized because the chip erase commands cannot be executed.					
Program command prohibit	Program and block erase commands on all the blocks are prohibited. Setting of prohibition be initialized by execution of the chip erase command.				
Read command prohibit         Execution of a read command on all the blocks is prohibited. Setting of prohibition can initialized by execution of the chip erase command.					
Boot area rewrite prohibit	A boot area can be protected from block 0 to the specified last block. If the boot area is protected, the protected boot area can no longer rewritten (erased or written). The setting of prohibition cannot be initialized even if the chip erase command is executed.				

~12	>

Function	Erase, Write, Read Opera (√: Executable, ×: Not	Notes on Security Setting		
	On-Board/ Off-Board Programming	Self Programming	On-Board/ Off-Board Programming	Self Programming
Block erase command prohibit	Block erase command: × Chip erase command: √ Program command: √ Read command: √	Block erasure (FlashBlockErase): √ Chip erasure: – Write (FlashWordWrite): √ Read (FlashWordRead): √	Setting of prohibition can be initialized by chip erase command.	Supported only when setting is changed from enable to prohibit
Chip erase command prohibit	Block erase command: $\times$ Chip erase command: $\times$ Program command: $\checkmark$ Read command: $\checkmark$	Block erasure (FlashBlockErase): √ Chip erasure: – Write (FlashWordWrite): √ Read (FlashWordRead): √	Setting of prohibition cannot be initialized.	
Program command prohibit	Block erase command: × Chip erase command: √ <sup>Note 1</sup> Program command: × Read command: √	Block erasure (FlashBlockErase): √ Chip erasure: – Write (FlashWordWrite): √ Read (FlashWordRead): √	Setting of prohibition can be initialized by chip erase command.	
Read command prohibit	Block erase command: √ Chip erase command: √ Program command: √ Read command: ×	Block erasure (FlashBlockErase): √ Chip erasure: – Write (FlashWordWrite): √ Read (FlashWordRead): √	Setting of prohibition can be initialized by chip erase command.	
Boot area rewrite prohibit	Block erase command: $\sqrt{Note 2}$ Chip erase command: $\times$ Program command: $\sqrt{Note 2}$ Read command: $$	Block erasure (FlashBlockErase): √ Chip erasure: – Write (FlashWordWrite): √ Read (FlashWordRead): √	Setting of prohibition cannot be initialized.	

**Notes 1.** In this case, since the erase command is invalid, data different from the data already written in the flash memory cannot be written.

2. The boot area for which rewriting is prohibited is invalid.

# (1) Security setting by PG-FP4 (Security flag settings)

rewriting is to be disabled.

When disabling the read command (Disable Read), to raise the security level, it is recommended to also disable the block erase command (Disable Block Erase) and program command (Disable Program). Furthermore, when rewriting program is not necessary similarly to the mask ROM products, additionally disable the chip erase command (Disable Chip Erase).

Supply voltage Vdd [V] 05.00 Vdd2 [V] 00.00 On Ta Vdd n Vpp [V] 00.00 Clk Vdd Serial Port Vdd Reset Vdd H/S Input Vdd Program download/ I✓ Enable two Pro	Indextant indext	ommand options Blank check bef Read verify after Security flag after Checksum after I check	Program er Program Program ise ise ck cluster repro	ogramming	Note
	Γ	ОК	Cancel		


<R>


### 25.4 Rewriting by Dedicated Flash Programmer

The flash memory can be rewritten by using a dedicated flash programmer after the V850ES/KF1 is mounted on the target system (on-board programming). The flash memory can also be rewritten before the device is mounted on the target system (off-board programming) by using a dedicated program adapter (FA series).

#### 25.4.1 Programming environment

The following shows the environment required for writing programs to the flash memory of the V850ES/KF1.





A host machine is required for controlling the dedicated flash programmer.

UART0 or CSI00 is used for the interface between the dedicated flash programmer and the V850ES/KF1 to perform writing, erasing, etc. A dedicated program adapter (FA series) is required for off-board writing.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.


#### 25.4.2 Communication mode

Communication between the dedicated flash programmer and the V850ES/KF1 is performed by serial communication using the UART0 or CSI00 interfaces of the V850ES/KF1.

# (1) UART0


Transfer rate: 9,600 to 153,600 bps





# (2) CSI00


Serial clock: 2.4 kHz to 2.5 MHz (MSB first)





### (3) CSI00 + HS

Serial clock: 2.4 kHz to 2.5 MHz (MSB first)





The dedicated flash programmer outputs the transfer clock, and the V850ES/KF1 operates as a slave.

When the PG-FP4 is used as the dedicated flash programmer, it generates the following signals to the V850ES/KF1. For details, refer to the **PG-FP4 User's Manual (U15260E)**.

		PG-FP4	V850ES/KF1	Proces	ssing for Conr	nection
Signal Name	I/O	Pin Function	Pin Name	UART0	CSI00	CSI00 + HS
FLMD0	Output	Write enable/disable	FLMD0	O	0	O
FLMD1	Output	Write enable/disable	FLMD1	ONote 1	ONote 1	ONote 1
VDD	_	VDD voltage generation/voltage monitor	Vdd	0	0	O
GND	_	Ground	Vss	0	0	0
CLK	Output	Clock output to V850ES/KF1	X1, X2	× <sup>Note 2</sup>	× <sup>Note 2</sup>	× <sup>Note 2</sup>
RESET	Output	Reset signal	RESET	0	0	O
SI/RxD	Input	Receive signal	SO00	O	0	O
SO/TxD	Output	Transmit signal	S100	O	0	O
SCK	Output	Transfer clock	SCK00	×	0	O
HS	Input	Handshake signal for CSI00 + HS communication	PCM0	×	×	O

Notes 1. Wire the pin as shown in Figure 25-6, or connect it to GND on board via a pull-down resistor.

2. Connect these pins to supply a clock from the PG-FP4 (wire as shown in Figure 25-6, or create an oscillator on board and supply the clock).

Remark O: Must be connected.

 $\times\!\!:$  Does not have to be connected.

Pin Configu	Pin Configuration of Flash Programmer (PG-FP4)		Pin Name on	With CS	With CSI00-HS		With CSI00		With UART0	
Signal Name	I/O	Pin Function	FA Board	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	
SI/RxD	Input	Receive signal	SI	P41/SO00	20	P41/SO00	20	P30/TXD0	22	
SO/TxD	Output	Transmit signal	SO	P40/SI00	19	P40/SI00	19	P31/RXD0	23	
SCK	Output	Transfer clock	SCK	P42/SCK00	21	P42/SCK00	21	Not needed	Not needed	
CLK	Output	Clock to V850ES/KF1	X1	X1	12	X1	12	X1	12	
			X2	X2 <sup>Note 1</sup>	13	X2 <sup>Note 1</sup>	13	X2 <sup>Note 1</sup>	13	
/RESET	Output	Reset signal	/RESET	RESET	14	RESET	14	RESET	14	
FLMD0	Input	Write voltage	FLMD0	FLMD0	8	FLMD0	8	FLMD0	8	
FLMD1	Input	Write voltage	FLMD1	PDL5/AD5/ FLMD1	62	PDL5/AD5/ FLMD1	62	PDL5/AD5/ FLMD1	62	
HS	Input	Handshake signal for CSI00 + HS communication	RESERVE/HS	PCM0/ WAIT <sup>Note 2</sup>	49	Not needed	Not needed	Not needed	Not needed	
VDD	-	VDD voltage generation/	VDD	Vdd	9	VDD	9	VDD	9	
		voltage monitor		EVDD	31	EVDD	31	EVDD	31	
				AVREFO	1	AV <sub>REF0</sub>	1	AV <sub>REF0</sub>	1	
GND	-	Ground	GND	Vss	11	Vss	11	Vss	11	
				AVss	2	AVss	2	AVss	2	
				EVss	30	EVss	30	EVss	30	

Table 25-6. Wiring Between  $\mu$ PD70F3210H, 70F3210HY, 70F3211H, 70F3211HY and PG-FP4


**Notes 1.** When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

2. The pin differs when it is used in a two-power flash memory.

Cautions 1. Be sure to connect the REGC pin in either of the following ways.

- Connect to GND via a 10  $\mu$ F capacitor
- Directly connect to VDD
- 2. When connecting the REGC pin to GND via a 10  $\mu$ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.



### <R> Figure 25-6. Wiring Example of V850ES/KF1 Flash Writing Adapter (FA-80GC-8BT-A, FA-80GK-9EU-A) (1/2)

### Figure 25-6. Wiring Example of V850ES/KF1 Flash Writing Adapter (FA-80GC-8BT-A, FA-80GK-9EU-A) (2/2)

Notes 1. Wire the FLMD1 pin as shown in the figure, or connect it to GND on board via a pull-down resistor.

- 2. Be sure to connect the REGC pin in either of the following ways.
  - Connect to GND via a 10  $\mu$ F capacitor.
  - Directly connect to VDD.


<R>

When connecting the REGC pin to GND via a 10  $\mu$ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.

- **3.** The above figure shows an example of wiring when the clock is supplied from the PG-FP4. Be sure to set and connect as follows when the clock is supplied from the PG-FP4.
  - Set J1 of the flash adapter (FA) to the VDD side.
  - Connect CLKOUT of FA to CLKIN of FA.
  - Connect X1 of FA to X1 of the device.
  - Connect X2 of FA to X2 of the device.

If an oscillator is created on the flash adapter and a clock is supplied, the above setting and connections will not necessary. The following shows a circuit example.



- 4. Corresponding pin when using UART0
- 5. Unlike a two-power flash memory, a flash programming mode setting pin is required in a single-power flash memory.
- 6. The pin differs when it is used in a two-power flash memory.
- **Remarks 1.** Handle the pins not described above in accordance with the specified handling of unused pins (refer to **2.3 Pin I/O Circuits and Recommended Connection of Unused Pins).** When connecting to VDD via a resistor, use of a resistor of 1 k $\Omega$  to 10 k $\Omega$  is recommended.
  - 2. This adapter is for an 80-pin plastic QFP and 80-pin plastic TQFP (fine pitch) packages.
  - 3. This diagram shows the wiring when using a handshake-supporting CSI.

# 25.4.3 Flash memory control

The following shows the procedure for manipulating the flash memory.





Figure 25-7. Procedure for Manipulating Flash Memory

#### 25.4.4 Selection of communication mode

In the V850ES/KF1, the communication mode is selected by inputting pulses (12 pulses max.) to the FLMD0 pin after switching to the flash memory programming mode. The FLMD0 pulse is generated by the dedicated flash programmer.

The following shows the relationship between the number of pulses and the communication mode.



#### Figure 25-8. Selection of Communication Mode


Note The number of clocks is as follows depending on the communication mode.


FLMD0 Pulse	Communication Mode	Remarks
0	UART0	Communication rate: 9600 bps (after reset), LSB first
8	CSI00	V850ES/KF1 performs slave operation, MSB first
11	CSI00 + HS	V850ES/KF1 performs slave operation, MSB first
Other	RFU	Setting prohibited

Caution When UART0 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after receiving the FLMD0 pulse.

### 25.4.5 Communication commands

The V850ES/KF1 communicates with the dedicated flash programmer by means of commands. The signals sent from the dedicated flash programmer to the V850ES/KF1 are called "commands". The response signals sent from the V850ES/KF1 to the dedicated flash programmer are called "response commands".





The following shows the commands for flash memory control in the V850ES/KF1. All of these commands are issued from the dedicated flash programmer, and the V850ES/KF1 performs the processing corresponding to the commands.

	Classification	Command Name	Support			Function
			CS100	CSI00 + HS	UART0	
	Blank check	Block blank check command	0	0	0	Checks if the contents of the memory in the specified block have been correctly erased.
	Erase	Chip erase command	0	0	0	Erases the contents of the entire memory.
		Block erase command	0	0	0	Erases the contents of the memory of the specified block.
<r></r>	Write	Program command	0	0	0	Writes the specified address range, and executes a contents verify check.
	Verify	Verify command	0	0	0	Compares the contents of memory in the specified address range with data transferred from the flash programmer.
		Checksum command	0	0	0	Reads the checksum in the specified address range.
	System setting, control	Silicon signature command	0	0	0	Reads silicon signature information.
<r></r>		Security setting command	0	0	0	Disables the chip erase command, block erase command, program command, and read command.

Table 25-7. Flash Memory Control Commands

#### 25.4.6 Pin connection


When performing on-board writing, mount a connector on the target system to connect to the dedicated flash programmer. Also, incorporate a function on-board to switch from the normal operation mode to the flash memory programming mode.

In the flash memory programming mode, all the pins not used for flash memory programming become the same status as that immediately after reset. Therefore, pin handling is required when the external device does not acknowledge the status immediately after a reset.

#### (1) FLMD0 pin

In the normal operation mode, input a voltage of Vss level to the FLMD0 pin. In the flash memory programming mode, supply a write voltage of  $V_{DD}$  level to the FLMD0 pin.

Because the FLMD0 pin serves as a write protection pin in the self programming mode, a voltage of V<sub>DD</sub> level must be supplied to the FLMD0 pin via port control, etc., before writing to the flash memory. For details, refer to **25.5.5 (1) FLMD0 pin**.





## (2) FLMD1 pin

When 0 V is input to the FLMD0 pin, the FLMD1 pin does not function. When V<sub>DD</sub> is supplied to the FLMD0 pin, the flash memory programming mode is entered, so 0 V must be input to the FLMD1 pin. The following shows an example of the connection of the FLMD1 pin.

Figure 25-11. FLMD1 Pin Connection Example




Table 25-8. Relationship Between FLMD0 and FLMD1 Pins and Operation Mode When Reset Is Released

FLMD0	FLMD1	Operation Mode	
0	don't care	Normal operation mode	
VDD	0	Flash memory programming mode	
V <sub>DD</sub>	Vdd	Setting prohibited	

### (3) Serial interface pin

The following shows the pins used by each serial interface.

Serial Interface	Pins Used
UART0	TXD0, RXD0
CSI00	SO00, SI00, SCK00
CSI00 + HS	SO00, SI00, SCK00, PCM0

Table 25-9. Pins Used by Serial Interfaces

When connecting a dedicated flash programmer to a serial interface pin that is connected to another device on-board, care should be taken to avoid conflict of signals and malfunction of the other device.

#### (a) Conflict of signals

When the dedicated flash programmer (output) is connected to a serial interface pin (input) that is connected to another device (output), a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the other device or set the other device to the output high-impedance status.




Figure 25-12. Conflict of Signals (Serial Interface Input Pin)

### (b) Malfunction of other device

When the dedicated flash programmer (output or input) is connected to a serial interface pin (input or output) that is connected to another device (input), the signal is output to the other device, causing the device to malfunction. To avoid this, isolate the connection to the other device.






Figure 25-13. Malfunction of Other Device

# (4) RESET pin

When the reset signals of the dedicated flash programmer are connected to the RESET pin that is connected to the reset signal generator on-board, a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the reset signal generator.

When a reset signal is input from the user system in the flash memory programming mode, the programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash programmer.





#### (5) Port pins (including NMI)

When the system shifts to the flash memory programming mode, all the pins that are not used for flash memory programming are in the same status as that immediately after reset. If the external device connected to each port does not recognize the status of the port immediately after reset, pins require appropriate processing, such as connecting to V<sub>DD</sub> via a resistor or connecting to V<sub>SS</sub> via a resistor.

#### (6) Other signal pins

Connect X1, X2, XT1, XT2, and REGC in the same status as that in the normal operation mode.


### (7) Power supply

Supply the same power (VDD, VSS, EVDD, EVSS, AVSS, AVREFO) as in normal operation mode.

# 25.5 Rewriting by Self Programming

# 25.5.1 Overview

The V850ES/KF1 supports a flash macro service that allows the user program to rewrite the internal flash memory by itself. By using this interface and a self programming library that is used to rewrite the flash memory with a user application program, the flash memory can be rewritten by a user application transferred in advance to the internal RAM or external memory. Consequently, the user program can be upgraded and constant data can be rewritten in the field.






#### 25.5.2 Features

### (1) Secure self programming (boot swap function)

The V850ES/KF1 supports a boot swap function that can exchange the physical memory (blocks 0 to 3) of boot area 0 with the physical memory (blocks 4 to 7) of boot area 1. By writing the start program to be rewritten to boot area 1 in advance and then swapping the physical memory, the entire area can be safely rewritten even if a power failure occurs during rewriting because the correct user program always exists in boot area 0.





### (2) Interrupt support

Instructions cannot be fetched from the flash memory during self programming. Conventionally, therefore, a user handler written to the flash memory could not be used even if an interrupt occurred. Therefore, in the V850ES/KF1, to use an interrupt during self programming, processing transits to the specific address<sup>Note</sup> in the internal RAM. Allocate the jump instruction that transits processing to the user interrupt servicing at the specific address<sup>Note</sup> in the internal RAM.


 Note
 NMI interrupt:
 Start address of internal RAM


 Maskable interrupt:
 Start address of internal RAM + 4 addresses

### 25.5.3 Standard self programming flow

The entire processing to rewrite the flash memory by flash self programming is illustrated below.

<R>





### 25.5.4 Flash functions

Function Name	Outline	Support
FlashEnv	Initialization of flash control macro	$\checkmark$
FlashBlockErase	Erasure of only specified one block	$\checkmark$
FlashWordWrite	Writing from specified address	$\checkmark$
FlashBlockIVerify	Internal verification of specified block	$\checkmark$
FlashBlockBlankCheck	Blank check of specified block	$\checkmark$
FlashFLMDCheck	Check of FLMD pin	$\checkmark$
FlashGetInfo	Reading of flash information	$\checkmark$
FlashSetInfo	Setting of flash information	$\checkmark$
FlashBootSwap	Swapping of boot area	$\checkmark$
FlashWordRead	Reading data from specified address	$\checkmark$

Table 25-10. Main Flash Function List

Remark For details, refer to the V850 Series Flash Memory Self Programming (Single Power Supply Flash Memory) User's Manual.

Contact an NEC Electronics sales representative for the above manual.

# 25.5.5 Pin processing

# (1) FLMD0 pin

The FLMD0 pin is used to set the operation mode when reset is released and to protect the flash memory from being written during self rewriting. It is therefore necessary to keep the voltage applied to the FLMD0 pin at 0 V when reset is released and a normal operation is executed. It is also necessary to apply a voltage of VDD level to the FLMD0 pin during the self programming mode period via port control before the memory is rewritten.

When self programming has been completed, the voltage on the FLMD0 pin must be returned to 0 V.




Figure 25-18. Mode Change Timing

### <R> 25.5.6 Internal resources used

The following table lists the internal resources used for self programming. These internal resources can also be used freely for purposes other than self programming.

Resource Name	Description
Entry RAM area (internal RAM/external RAM size: 136 bytes)	Routines and parameters used for the flash macro service are located in this area. The entry program and default parameters are copied by calling a library initialization function.
Stack area (stack size: 600 bytes)	An extension of the stack used by the user is used by the library (can be used in both the internal RAM and external RAM).
Library code (code size: Approx. 1600 bytes)	Program entity of library (can be used anywhere other than the flash memory block to be manipulated).
Application program	Executed as user application. Calls flash functions.
Maskable interrupt	Can be used in user application execution status or self programming status. To use this interrupt in the self-programming status, since the processing transits to the address of the internal RAM start address + 4 addresses <sup>Note 1</sup> , allocate the jump instruction that transits the processing to the user interrupt servicing at the address of the internal RAM start addresses <sup>Note 1</sup> in advance.
NMI interrupt	Can be used in user application execution status or self programming status. To use this interrupt in the self-programming status, since the processing transits to the address of the internal RAM start address <sup>Note 2</sup> , allocate the jump instruction that transits the processing to the user interrupt servicing at the internal RAM start address <sup>Note 2</sup> in advance.
TM50, TM51	Because TM50 and TM51 are used in the flash macro service, do not use them in the self programming status. When using TM50 and TM51 after self programming, set them again.

**Notes 1.** μPD70F3211H, 70F3211HY: 3FFC004H μPD70F3210H, 70F3210HY: 3FFD804H

- **2.** μPD70F3211H, 70F3211HY: 3FFC000H μPD70F3210H, 70F3210HY: 3FFD800H
- Remark For details, refer to the V850 Series Flash Memory Self Programming (Single Power Supply Flash Memory) User's Manual.

Contact an NEC Electronics sales representative for the above manual.

# CHAPTER 26 FLASH MEMORY (TWO POWER)

The following products are the on-chip flash memory versions (two power) of the V850ES/KF1.

- Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing and application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for the commercial samples (not engineering samples) of the mask ROM version. For the electrical specifications related to the flash memory rewriting, refer to CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS).
- μPD70F3210, 70F3210Y: Products with 128 KB flash memory

When an instruction is fetched from this flash memory, 4 bytes can be accessed with 1 clock, in the same manner as the mask ROM versions.

Data can be written to the flash memory with the flash memory mounted on the target system (on-board). Connect a dedicated flash programmer to the target system to write the flash memory.

The following are the assumed environments and applications of flash memory.

- O Changing software after soldering the V850ES/KF1 onto the target system
- O Producing many variations of a product in small quantities by changing the software
- O Adjusting data when mass production is started

# 26.1 Features

- 4-byte/1-clock access (during instruction fetch access)
- Erasing all areas at once
- · Communication with dedicated flash programmer via serial interface
- Erase/write voltage: VPP = 10 V
- On-board programming
- **Remark** For the differences between a two-power flash memory and single-power flash memory, refer to **Caution** in **25.1 Features**.

# 26.2 Writing with Flash Programmer

Data can be written to the flash memory on-board or off-board, by using a dedicated flash programmer.

### (1) On-board programming

The contents of the flash memory can be rewritten after the V850ES/KF1 has been mounted on the target system. The connectors that connect the dedicated flash programmer must be mounted on the target system.

#### (2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the V850ES/KF1 is mounted on the target system.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

# Table 26-1. Wiring Between $\mu$ PD70F3210 and 70F3210Y, and PG-FP4

Pin Configuration of Flash Programmer (PG-FP4)			Pin Name on	With CSI00-HS		With CSI00		With UART0	
Signal Name	I/O	Pin Function	FA Board	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.
SI/RxD	Input	Receive signal	SI	P41/SO00	20	P41/SO00	20	P30/TXD0	22
SO/TxD	Output	Transmit signal	SO	P40/SI00	19	P40/SI00	19	P31/RXD0	23
SCK	Output	Transfer clock	SCK	P42/SCK00	21	P42/SCK00	21	Not needed	Not needed
CLK	Output	Clock to V850ES/KF1	X1	X1	12	X1	12	X1	12
			X2	X2 <sup>Note 1</sup>	13	X2 <sup>Note 1</sup>	13	X2 <sup>Note 1</sup>	13
/RESET	Output	Reset signal	/RESET	RESET	14	RESET	14	RESET	14
VPP	Output	Write voltage	VPP	Vpp	8	VPP	8	Vpp	8
HS	Input	Handshake signal for CSI00 + HS communication	RESERVE /HS	$\frac{\text{PCS1}}{\text{CS1}}^{\text{Note 2}}$	48	Not needed	Not needed	Not needed	Not needed
VDD	I/O	VDD voltage	VDD	VDD	9	VDD	9	VDD	9
		generation/voltage		EVDD	31	EVDD	31	EVDD	31
		monitor		AV <sub>REF0</sub>	1	AVREFO	1	AV <sub>REF0</sub>	1
GND	-	Ground	GND	Vss	11	Vss	11	Vss	11
				AVss	2	AVss	2	AVss	2
				EVss	30	EVss	30	EVss	30

**Notes 1.** When using the clock out of the flash programmer, connect CLK of the programmer to X1, and connect its inverse signal to X2.

2. The pin differs when it is used in a single-power flash memory.


Cautions 1. Be sure to connect the REGC pin in either of the following ways.

- Connect to GND via a 10  $\mu$ F capacitor
- Directly connect to VDD
- 2. When connecting the REGC pin to GND via a 10  $\mu$ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer.

Supply the clock by creating an oscillator on the board.

### Figure 26-1. Wiring Example of V850ES/KF1 Flash Writing Adapter (FA-80GC-8BT-A, FA-80GK-9EU-A) (1/2)

<R>



# <R> Figure 26-1. Wiring Example of V850ES/KF1 Flash Writing Adapter (FA-80GC-8BT-A, FA-80GK-9EU-A) (2/2)


**Notes 1.** Be sure to connect the REGC pin in either of the following ways. • Connect to GND via a 10 µF capacitor. Directly connect to VDD. When connecting the REGC pin to GND via a 10  $\mu$ F capacitor, the clock cannot be supplied from the CLK pin of the flash programmer. Supply the clock by creating an oscillator on the board. 2. The above figure shows an example of wiring when the clock is supplied from the PG-FP4. Be sure to set and connect as follows when the clock is supplied from the PG-FP4. • Set J1 of the flash adapter (FA) to the VDD side. · Connect CLKOUT of FA to CLKIN of FA. • Connect X1 of FA to X1 of the device. • Connect X2 of FA to X2 of the device. If an oscillator is created on the flash adapter and a clock is supplied, the above setting and connections will not necessary. The following shows a circuit example. X1 X2 ᆌ 3. Corresponding pin when using UART0 4. The pin differs when it is used in a single-power flash memory. Remarks 1. Handle the pins not described above in accordance with the specified handling of unused pins (refer to 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins). When connecting to V<sub>DD</sub> via a resistor, use of a resistor of 1 k $\Omega$  to 10 k $\Omega$  is recommended. 2. This adapter is for an 80-pin plastic QFP package. 3. This diagram shows the wiring when using a handshake-supporting CSI.

User's Manual U16891EJ2V0UD

# 26.3 Programming Environment

The environment required for writing a program to the flash memory of the V850ES/KF1 is illustrated below.





A host machine that controls the dedicated flash programmer is necessary.


To interface between the flash programmer and the V850ES/KF1, UART0 or CSI00 is used for manipulation such as writing and erasing. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.

# 26.4 Communication Mode

Communication between the dedicated flash programmer and the V850ES/KF1 is established by serial communication via UART0 or CSI00 of the V850ES/KF1.

# (1) UART0

Transfer rate: 9600 to 153600 bps (LSB first)






# (2) CSI00

Transfer rate: 2.4 kHz to 2.5 MHz (MSB first)






# (3) CSI communication mode supporting handshake

Transfer rate: 2.4 kHz to 2.5 MHz (MSB first)

### Figure 26-5. Communication with Flash Programmer (CSI00 + H/S)



If the PG-FP4 is used as the flash programmer, the PG-FP4 generates the following signals for the V850ES/KF1. For details, refer to the **PG-FP4 User's Manual (U15260E)**.

PG-FP4 V850ES/KF1					Connection	
Signal Name	I/O Pin Function		Pin Name	CSI00	UART0	
VPP	Output	Write voltage	Vpp	0	O	
VDD	I/O	VDD voltage generation/voltage monitor	Vdd	0	0	
GND	-	Ground	Vss	0	0	
CLK	Output	Clock output to V850ES/KF1	X1, X2 <sup>Note</sup>	0	0	
RESET	Output	Reset signal	RESET	0	O	
SI/RxD	Input	Receive signal	SO00/TXD0	0	0	
SO/TxD	Output	Transmit signal	SI00/RXD0	0	O	
SCK	Output	Transfer clock	SCK00	0	×	
H/S	Input	Handshake signal of CSI00 + HS communication	PCS1		×	

Note For off-board writing only: connect the clock output of the flash programmer to X1 and its inverse signal to X2.

# **Remark** O: Be sure to connect the pin.

- O: The pin does not have to be connected if the signal is generated on the target board.
- $\times$ : The pin does not have to be connected.
- $\bigtriangleup$ : In handshake mode

# 26.5 Pin Processing

To write the flash memory on-board, connectors that connect the flash programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be processed as described below.

### 26.5.1 VPP pin

In the normal operation mode, connect the VPP pin to Vss. In the flash memory programming mode, a write voltage of 10 V is supplied to the VPP pin. An example of connection of the VPP pin is illustrated below.




Figure 26-6. Example of Connection of VPP Pin

### 26.5.2 Serial interface pins

The pins used by each serial interface are listed below.

Serial Interface	Pins Used
CSI00	SO00, SI00, SCK00
CSI00 + HS	SO00, SI00, SCK00, PCS1
UART0	TXD0, RXD0

### Table 26-3. Pins Used by Each Serial Interface

To connect the dedicated flash programmer to the pins of a serial interface that is connected to another device on the board, care must be exercised so that signals do not collide or that the other device does not malfunction.

### (1) Signal collision

If the flash programmer (output) is connected to a pin (input) of a serial interface connected to another device (output), signal collision takes place. To avoid this collision, either isolate the connection with the other device, or make the other device go into an output high-impedance state.




Figure 26-7. Signal Collision (Input Pin of Serial Interface)

# (2) Malfunction of other device

If the dedicated flash programmer (output or input) is connected to a pin (input or output) of a serial interface connected to another device (input), a signal may be output to the other device, causing the device to malfunction. To avoid this malfunction, isolate the connection with the other device.





Figure 26-8. Malfunction of Other Device

### 26.5.3 RESET pin

If the reset signal of the flash programmer is connected to the RESET pin that is connected to the reset signal generator on the board, signal collision takes place. To prevent this collision, isolate the connection with the reset signal generator.

If the reset signal is input from the user system while the flash memory programming mode is set, the flash memory will not be correctly programmed. Do not input any signal other than the reset signal of the flash programmer.



### Figure 26-9. Signal Collision (RESET Pin)

### 26.5.4 Port pins

When the system shifts to the flash memory programming mode, all the pins that are not used for flash memory programming are in the same status as that immediately after reset. If the external device connected to each port does not recognize the status of the port immediately after reset, pins require appropriate processing, such as connecting to V<sub>DD</sub> via a resistor or connecting to V<sub>SS</sub> via a resistor.

#### 26.5.5 Other signal pins

Connect the X1, X2, XT1, XT2, and REGC pins in the same status as in the normal operation mode.

To input the operating clock from the programmer, however, connect the clock out of the programmer to X1, and its inverse signal to X2.


### 26.5.6 Power supply


Supply the same power as in the normal operation mode for the power supply (VDD, VSS, AVREFO, AVSS, EVDD, and EVSS).

# 26.6 Programming Method

# 26.6.1 Controlling flash memory

The following figure illustrates the procedure to manipulate the flash memory.







### 26.6.2 Flash memory programming mode

To rewrite the contents of the flash memory by using the dedicated flash programmer, set the V850ES/KF1 in the flash memory programming mode. To set the mode, set the  $V_{PP}$  pin and clear the reset signal.

Change the mode by using a jumper when writing the flash memory on-board.





### 26.6.3 Selecting communication mode

In the V850ES/KF1 a communication mode is selected by inputting pulses (up to 8 pulses) to the V<sub>PP</sub> pin after the flash memory programming mode is entered. These V<sub>PP</sub> pulses are generated by the flash programmer.

The following table shows the relationship between the number of pulses and communication modes.


### Table 26-4. Communication Modes


	VPP Pulse	Communication Mode	Remark
0		CSI00	V850ES/KF1 operates as slave with MSB first.
3		CSI00 + HS	V850ES/KF1 operates as slave with MSB first.
8		UART0	Communication rate: 9600 bps (after reset), LSB first
Other		RFU	Setting prohibited

Caution When UART0 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after the VPP pulse has been received.

### 26.6.4 Communication commands

The V850ES/KF1 communicates with the flash programmer by using commands. The signals sent from the flash programmer to the V850ES/KF1 are called "commands", and the commands sent from the V850ES/KF1 to the flash programmer are called "response commands".





The flash memory control commands of the V850ES/KF1 are listed in the table below. All these commands are issued from the programmer and the V850ES/KF1 performs processing corresponding to the respective commands.

Classification	Command Name	Function
Verify	Batch verify command	Compares the contents of the entire memory with the input data.
Erase	Batch erase command	Erases the contents of the entire memory.
Blank check	Batch blank check command	Checks the erasure status of the entire memory.
Data write	High-speed write command	Writes data by specifying the write address and number of bytes to be written, and executes a verify check.
	Successive write command	Writes data from the address following that of the high-speed write command executed immediately before, and executes a verify check.
System setting, control	Status read command	Obtains the operation status
	Oscillation frequency setting command	Sets the oscillation frequency
	Erase time setting command	Sets the erase time for batch erase
	Write time setting command	Sets the write time for writing data
	Baud rate setting command	Sets the baud rate when UART is used
	Silicon signature command	Reads the silicon signature information
	Reset command	Escapes from each status

Table 26-5. Flash Memory Control Commands

The V850ES/KF1 returns a response command for the command issued by the dedicated flash programmer. The response commands sent from the V850ES/KF1 are listed below.

### Table 26-6. Response Commands

Command Name	Function	
АСК	Acknowledges command/data.	
NAK	Acknowledges illegal command/data.	

The V850ES/KF1 is not provided with an on-chip debug function. However, a pseudo on-chip debug function can be realized by using the on-chip debug emulator (MINICUBE<sup>®</sup>) and debug adapter (QB-V850ESKX1-DA).

# 27.1 ROM Security Function


### 27.1.1 Security ID

The flash memory versions of the V850ES/KF1 perform authentication using a 10-byte ID code to prevent the contents of the flash memory from being read by an unauthorized person during on-chip debugging by the on-chip debug emulator.

Set the ID code in the 10-byte on-chip flash memory area from 0000070H to 0000079H to allow the debugger perform ID authentication.

If the IDs match, the security is released and reading flash memory and using the on-chip debug emulator are enabled.

- Set the 10-byte ID code to 0000070H to 0000079H.
- Bit 7 of 0000079H is the on-chip debug emulator enable flag.
   (0: Disable, 1: Enable)
- When the on-chip debug emulator is started, the debugger requests ID input. When the ID code input on the debugger and the ID code set in 0000070H to 0000079H match, the debugger starts.
- Debugging cannot be performed if the on-chip debug emulator enable flag is 0, even if the ID codes match.



# 27.1.2 Setting

The following shows how to set the ID code as shown in Table 27-1.

When the ID code is set as shown in Table 27-1, the ID code input in the configuration dialog box of the ID850QB is "123456789ABCDEF123D4" (not case-sensitive).

Address	Value
0x70	0x12
0x71	0x34
0x72	0x56
0x73	0x78
0x74	0x9A
0x75	0xBC
0x76	0xDE
0x77	0XF1
0x78	0x23
0x79	0xD4

#### Table 27-1. ID Code

The ID code can be specified for the device file that supports the CA850 Ver. 2.60 or later and the security ID by the PM+ linker option setting.

Compiler Common Options	
File Startup Link Directive ROM Flash Device	
256M Byte Mode         BPC Register:         Security ID:         0x123456789ABCDEF123D4	
This edit box can be specified a security ID by hexadecimal. When it is specified, -Xsid option of the linker is set.	
OK Cancel Apply Help	

[Program example (when using CA850 Ver. 2.60 or later)]

### 27.2 Cautions

- (1) If a reset signal is input (from the target system or a reset signal from an internal reset source) during RUN (program execution), the break function may malfunction.
- (2) Even if the reset signal is masked by the mask function, the I/O buffer (port pin) may be reset if a reset signal is input from a pin.
- (3) Because a software breakpoint set in the internal flash memory is realized by the ROM correction function, it is made temporarily invalid by target reset or internal reset generated by watchdog timer 2. The breakpoint becomes valid again when a hardware break or forced break occurs, but a software break does not occur until then.
- (4) Pin reset during a break is masked and the CPU and peripheral I/O are not reset. If pin reset or internal reset is generated as soon as the flash memory is read by the RAM monitor function while the user program is being executed, the CPU and peripheral I/O may not be correctly reset.
- (5) ROM correction cannot be emulated.

# CHAPTER 28 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE-POWER FLASH MEMORY VERSION)

Mask ROM versions of 256 KB are as follows.

μPD703211, 703211Y

Single-power flash memory versions are as follows.

µPD70F3210H, 70F3210HY, 70F3211H, 70F3211HY

Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD	VDD = EVDD = AVREF0	–0.3 to +6.5	V
	AV <sub>REF0</sub>	$V_{DD} = EV_{DD} = AV_{REF0}$	–0.3 to +6.5	V
	EVDD	$V_{DD} = EV_{DD} = AV_{REF0}$	–0.3 to +6.5	V
	Vss	Vss = EVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = AVss	–0.3 to +0.3	V
	EVss	Vss = EVss = AVss	–0.3 to +0.3	V
Input voltage	VII	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, RESET, FLMD0	–0.3 to EV <sub>DD</sub> + 0.3 <sup>Note</sup>	V
	V <sub>I2</sub>	X1, X2, XT1, XT2	$-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
Analog input voltage	VIAN	P70 to P77	$-0.3$ to AV <sub>REF0</sub> + $0.3^{Note}$	V

Note Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, Vcc, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
  - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

<R>

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	lol	Note	Per pin	20	mA
		P38, P39	1	30	mA
		P00 to P06, P30 to P35, P38, P39, P40 to P42	Total of all pins:	35	mA
		P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15	70 mA	35	
Output current, high	Іон	Note	Per pin	-10	mA
		P00 to P06, P30 to P35, P40 to P42	Total of all	-30	
		P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15	pins: –60 mA	-30	mA
Operating ambient	TA	Normal operation mode		-40 to +85	°C
temperature		Flash memory programming mode		-40 to +85	°C
Storage temperature	Tstg	Mask ROM versions		-65 to +150	°C
		Flash memory versions		-40 to +125	°C

### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

Note P00 to P06, P30 to P35, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, Vcc, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
  - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Capacitance (TA = 25°C, VDD = EVDD = AVREF0 = VSS = EVSS = AVSS = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	fx = 1 MHz	P70 to P77			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P38, P39			20	pF

Note P00 to P06, P30 to P35, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15

**Remark** fx: Main clock oscillation frequency

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		5	MHz
Output frequency	fxx		8		20	MHz
Lock time	<b>t</b> PLL	After VDD reaches 2.7 V (MIN.)			200	μs

### PLL Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0 V)


# **Operating Conditions**

### $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock	fclĸ	In PLL mode	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	0.25		20	MHz
frequency			REGC = V <sub>DD</sub> = 4.0 to 5.5 V	0.25		16	MHz
		In clock-through mode	REGC = 10 μF, V <sub>DD</sub> = 4.0 to 5.5 V	0.25		16	MHz
			REGC = V <sub>DD</sub> = 2.7 to 5.5 V	0.25		10	MHz
			REGC = 10 μF, V <sub>DD</sub> = 4.0 to 5.5 V	0.0625		10	MHz
			REGC = V <sub>DD</sub> = 2.7 to 5.5 V	0.0625		10	MHz
		Operating with subclock	Note		32.768		kHz

**Note** REGC =  $V_{DD}$  = 2.7 to 5.5 V or REGC = 10  $\mu$ F,  $V_{DD}$  = 4.0 to 5.5 V

# Internal System Clock Frequency vs. Supply Voltage



Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock	fclk	In PLL mode	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	0.25		16	MHz
frequency			REGC = V <sub>DD</sub> = 4.0 to 5.5 V	0.25		12	MHz
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V	0.25		6	MHz
			REGC = $V_{DD}$ = 2.7 to 5.5 V	0.25		6	MHz
		In clock-through	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	0.0625		10	MHz
		mode	REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V	0.0625		6	MHz
			REGC = V <sub>DD</sub> = 2.7 to 5.5 V	0.0625		6	MHz
		Operating with subclock	Notes 1, 2		32.768		kHz


# Operating Conditions for EEPROM Emulation

### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Notes 1. REGC = V<sub>DD</sub> = 2.7 to 5.5 V or REGC = 10  $\mu$ F, V<sub>DD</sub> = 4.0 to 5.5 V

2. Do not stop the main clock.

# Internal System Clock Frequency vs. Supply Voltage



### **Main Clock Oscillator Characteristics**

Recommended Circuit	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation	In PLL mode	REGC = $V_{DD}$ = 4.5 to 5.5 V	2		5	MHz
	frequency		$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	2		4	MHz
X1 X2	(fx) <sup>Note 1</sup>		REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V	2		4	MHz
			REGC = $V_{DD}$ = 2.7 to 5.5 V	2		2.5	MHz
		In clock	REGC = $V_{DD}$ = 2.7 to 5.5 V	2		10	MHz
		through mode	REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V	2		10	MHz
	Oscillation stabilization	After reset is released	OSTS0 = 1		2 <sup>15</sup> /fx		S
	time <sup>Note 2</sup>	After STOP mo	de is released		Note 3		S

### (1) Crystal resonator, ceramic resonator ( $T_A = -40$ to $+85^{\circ}C$ , $V_{DD} = 2.7$ to 5.5 V, $V_{SS} = 0$ V)


Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- **3.** The value differs depending on the OSTS register settings.

### (2) External clock (T<sub>A</sub> = -40 to $+85^{\circ}$ C, REGC = V<sub>DD</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0 V)

Recommended Circuit	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
X1 X2	Input	In PLL mode	REGC = $V_{DD}$ = 4.5 to 5.5 V	2		5	MHz
	frequency		REGC = V <sub>DD</sub> = 4.0 to 5.5 V	2		4	MHz
	(fx) <sup>Note</sup>		REGC = V <sub>DD</sub> = 2.7 to 5.5 V	2		2.5	MHz
External clock		In clock	REGC = $V_{DD}$ = 2.7 to 5.5 V	2		10	MHz
		through mode					

**Note** The duty ratio of the input waveform must be within  $50\% \pm 5\%$ .



- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.
- 3. When REGC = 10  $\mu$ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V<sub>DD</sub> in the following modes.
  - After reset (except during WDTRES1 and oscillation stabilization time)
  - In STOP mode
  - In Sub-IDLE mode

### **Subclock Oscillator Characteristics**

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32	32.768	35	kHz
	Oscillation stabilization time <sup>Note 2</sup>			10		S

### (1) Crystal resonator ( $T_A = -40$ to $+85^{\circ}$ C, $V_{DD} = 2.7$ to 5.5 V, $V_{SS} = 0$ V)

Notes 1. Indicates only oscillator characteristics.

**2.** Time required from when V<sub>DD</sub> reaches oscillation voltage range (2.7 V (MIN.)) to when the crystal resonator stabilizes.

### (2) External clock (T<sub>A</sub> = -40 to $+85^{\circ}$ C, REGC = V<sub>DD</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0 V)

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
XT1 XT2	Input frequency (f <sub>XT</sub> ) <sup>Note</sup>	REGC = V <sub>DD</sub> = 2.7 to 5.5 V	32		35	kHz

**Note** The duty ratio of the input waveform must be within  $50\% \pm 5\%$ .

Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.
- 3. When REGC = 10  $\mu$ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V<sub>DD</sub> in the following modes.
  - After reset (except during WDTRES1 and oscillation stabilization time)
  - In STOP mode
  - In Sub-IDLE mode

### $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}) (1/5)$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high	Іон1	Per pin for P00 to P06, P30 to P35, F P55, P90, P91, P96 to P99, P913 to I PCM3, PCS0, PCS1, PCT0, PCT1, F PDL15	P915, PCM0 to			-5.0	mA
		Total of P00 to P06, P30 to P35,	EV <sub>DD</sub> = 4.0 to 5.5 V			-30	mA
		P40 to P42 EV <sub>DD</sub>	EV <sub>DD</sub> = 2.7 to 5.5 V			-15	mA
		Total of P50 to P55, P90, P91, P96	EV <sub>DD</sub> = 4.0 to 5.5 V			-30	mA
		to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15	$EV_{DD} = 2.7$ to 5.5 V			-15	mA
Output current, low	Iol1	Per pin for P00 to P06, P30 to P35, F P55, P90, P91, P96 to P99, P913 to PCM3, PCS0, PCS1, PCT0, PCT1, F PDL15			10	mA	
		Per pin for P38, P39	EV <sub>DD</sub> = 4.0 to 5.5 V			15	mA
			$EV_{DD} = 2.7 \text{ to } 5.5 \text{ V}$			8	mA
		Total of P00 to P06, P30 to P35, P40			30	mA	
		Total of P38, P39, P50 to P55, P90, F P913 to P915, PCM0 to PCM3, PCS0 PCT1, PCT4, PCT6, PDL0 to PDL15			30	mA	
Input voltage,	VIH1	Note 1		0.7EVDD		EVDD	V
high	VIH2	Note 2		0.8EV <sub>DD</sub>		EVDD	V
	Vінз	P70 to P77		0.7AVREFO		AV <sub>REF0</sub>	V
	VIH4 <sup>Note 3</sup>	X1, X2, XT1, XT2		$V_{\text{DD}} - 0.5$		VDD	V
Input voltage,	VIL1	Note 1		EVss		0.3EV <sub>DD</sub>	V
low	VIL2	Note 2		EVss		0.2EV <sub>DD</sub>	V
VIL3	VIL3	P70 to P77		AVss		0.3AVREFO	V
	VIL4 <sup>Note 3</sup>	X1, X2, XT1, XT2		Vss		0.4	V

Notes 1. P00, P01, P30, P41, P98, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins.

**2.** RESET, FLMD0, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P90, P91, P96, P97, P99, P913 to P915 and their alternate-function pins.

**3.** When the external clock is used.

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V <sub>OH1</sub>	Note 1	Іон = -2.0 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	EV <sub>DD</sub> - 1.0		EVDD	V
		Note 2	Іон = -0.1 mA, EV <sub>DD</sub> = 2.7 to 5.5 V	EV <sub>DD</sub> - 0.5		EVDD	V
Output voltage, low	Vol1	Note 3	IoL = 2.0 mA <sup>Note 4</sup>	0		0.8	V
	Vol2	P38, P39	Io∟ = 15 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	0		2.0	V
			Io∟ = 8 mA, EV <sub>DD</sub> = 3.0 to 5.5 V	0		1.0	V
			IoL = 5 mA, EVDD = 2.7 to 5.5 V	0		1.0	V
Input leakage current, high	Іцн	$V_{\text{IN}} = V_{\text{DD}}$				3.0	μA
Input leakage current, low	Ilil	Vin = 0 V				-3.0	μA
Output leakage current, high	Ігон	Vo = Vdd				3.0	μA
Output leakage current, low	Ilol	Vo = 0 V				-3.0	μA
Pull-up resistor	R∟	$V_{IN} = 0 \ V$		10	30	100	kΩ

### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V) (2/5)

**Notes 1.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins:  $I_{OH} = -30$  mA, total of P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins:  $I_{OH} = -30$  mA.

- **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins:  $I_{OH} = -15$  mA, total of P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins:  $I_{OH} = -15$  mA.
- **3.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins:  $I_{OL} = 30$  mA, total of P38, P39, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins:  $I_{OL} = 30$  mA.
- 4. Refer to IOL1 for IOL of P38 and P39.

# (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V) (3/5)

Parameter	Symbol	Conditions	MIN.	TYP. <sup>Note 2</sup>	MAX.	Unit		
Supply current <sup>Note 1</sup>	IDD1	Normal operation mode (all peripheral functions operating)						
(μPD70F3211H, μPD70F3211HY)		f <sub>xx</sub> = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V $\pm$ 10%		55	75	mA		
		f <sub>xx</sub> = 16 MHz (f <sub>x</sub> = 4 MHz) (in PLL mode) V <sub>DD</sub> = 5 V $\pm$ 10%, REGC = 10 $\mu$ F		34	50	mA		
		$f_{XX}$ = 10 MHz (in clock-through mode) REGC = V <sub>DD</sub> = 3 V ±10%		18	37	mA		
	IDD2	HALT mode (all peripheral functions operating)						
		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V $\pm$ 10%		29	43	mA		
		f <sub>xx</sub> = 16 MHz (f <sub>x</sub> = 4 MHz) (in PLL mode) V <sub>DD</sub> = 5 V $\pm$ 10%, REGC = 10 $\mu$ F		17	31	mA		
		$f_{XX}$ = 10 MHz (in clock-through mode) REGC = V <sub>DD</sub> = 3 V ±10%		10	17	mA		
	IDD3	IDLE mode (watch timer operating)						
		$f_x = 5 \text{ MHz}$ (when PLL mode off) REGC = V <sub>DD</sub> = 5 V ±10%		2.1	3.3	mA		
		fx = 4 MHz (when PLL mode off) V <sub>DD</sub> = 5 V $\pm$ 10%, REGC = 10 $\mu$ F		1.5	2.7	mA		
		$f_x = 10 \text{ MHz}$ (in clock-through mode) REGC = V <sub>DD</sub> = 3 V ±10%		1.5	2.7	mA		
	IDD4	Subclock operation mode (fxr = 32.768 kHz) Main oscillation stopped		250	420	μA		
	Idd5	Sub-IDLE mode (fxt = 32.768 kHz) Watch timer operating, main oscillation stopped		20	75	μA		
	IDD6	STOP mode						
		Subclock oscillating		15	60	μA		
		Subclock stopped (XT1 = Vss, PSMR.XTSTP bit = 1)		0.1	30	μΑ		
	IDD7	Flash memory erase/write ( $T_A = -40$ to $+85^{\circ}C$ )						
		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = $V_{DD}$ = 5 V ±10%		55	75	mA		
		f <sub>xx</sub> = 16 MHz (f <sub>x</sub> = 4 MHz) (in PLL mode) V <sub>DD</sub> = 5 V $\pm$ 10%, REGC = 10 $\mu$ F		34	50	mA		
		$f_{XX} = 10 \text{ MHz}$ (in clock-through mode) REGC = V <sub>DD</sub> = 3 V ±10%		18	37	mA		

Notes 1. Total current of VDD and EVDD (all ports stopped). AVREFO is not included.

- 2. TYP. values are formed using the following voltage.  $V_{DD} = 5.0 \text{ V}$  when  $V_{DD} = 5 \text{ V} \pm 10\%$  $V_{DD} = 3.0 \text{ V}$  when  $V_{DD} = 3 \text{ V} \pm 10\%$
- Remark fxx: Main clock frequency
  - fx: Main clock oscillation frequency
  - fxT: Subclock frequency

### $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}) (4/5)$

Parameter	Symbol	Conditions	MIN.	TYP. <sup>Note 2</sup>	MAX.	Unit		
Supply current <sup>Note 1</sup>	ldd1	Normal operation mode (all peripheral functions operating)						
( <i>μ</i> PD70F3210H, <i>μ</i> PD70F3210HY)		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V $\pm$ 10%		51	70	mA		
		fxx = 16 MHz (fx = 4 MHz) (in PLL mode) V_{DD} = 5 V $\pm$ 10%, REGC = 10 $\mu$ F		32	47	mA		
		$f_{XX} = 10 \text{ MHz}$ (in clock-through mode) REGC = V <sub>DD</sub> = 3 V ±10%		17	34	mA		
	IDD2	HALT mode (all peripheral functions operating)						
		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V $\pm$ 10%		25	38	mA		
		fxx = 16 MHz (fx = 4 MHz) (in PLL mode) V_{DD} = 5 V $\pm$ 10%, REGC = 10 $\mu$ F		15	28	mA		
		fxx = 10 MHz (in clock-through mode) REGC = $V_{DD}$ = 3 V ±10%		9	15	mA		
	Idd3	IDLE mode (watch timer operating)						
		$f_x = 5 \text{ MHz}$ (when PLL mode off) REGC = V <sub>DD</sub> = 5 V ±10%		1.8	2.9	mA		
		fx = 4 MHz (when PLL mode off) V <sub>DD</sub> = 5 V $\pm$ 10%, REGC = 10 $\mu$ F		1.4	2.4	mA		
		fx = 10 MHz (in clock-through mode) REGC = $V_{DD}$ = 3 V ±10%		1.4	2.4	mA		
	IDD4	Subclock operation mode (fxr = 32.768 kHz) Main oscillation stopped		240	400	μA		
	Idd5	Sub-IDLE mode (fxt = 32.768 kHz) Watch timer operating, main oscillation stopped		20	75	μA		
	IDD6	STOP mode						
		Subclock oscillating		15	60	μA		
		Subclock stopped (XT1 = Vss, PSMR.XTSTP bit = 1)		0.1	30	μA		
	IDD7	Flash memory erase/write ( $T_A = -40$ to $+85^{\circ}C$ )						
		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V $\pm$ 10%		51	70	mA		
		fxx = 16 MHz (fx = 4 MHz) (in PLL mode) V_{DD} = 5 V $\pm$ 10%, REGC = 10 $\mu$ F		32	47	mA		
		$f_{XX} = 10 \text{ MHz}$ (in clock-through mode) REGC = V <sub>DD</sub> = 3 V ±10%		17	34	mA		

Notes 1. Total current of VDD and EVDD (all ports stopped). AVREF0 is not included.

 $\label{eq:constraint} \textbf{2.} \quad \text{TYP. values are formed using the following voltage.}$ 

 $V_{\text{DD}} = 5.0 \text{ V when } V_{\text{DD}} = 5 \text{ V} \pm 10\%$   $V_{\text{DD}} = 3.0 \text{ V when } V_{\text{DD}} = 3 \text{ V} \pm 10\%$ 

- Remark fxx: Main clock frequency
  - fx: Main clock oscillation frequency
  - fxT: Subclock frequency

# (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V) (5/5)

Parameter	Symbol	Conditions	MIN.	TYP. <sup>Note 2</sup>	MAX.	Unit		
Supply current <sup>Note 1</sup> (μPD703211, μPD703211Y)	IDD1	Normal operation mode (all peripheral functions operating)						
		$f_{XX} = 20 \text{ MHz } (f_X = 5 \text{ MHz}) \text{ (in PLL mode)}$ $REGC = V_{DD} = 5 \text{ V} \pm 10\%$		44	65	mA		
		f <sub>xx</sub> = 16 MHz (f <sub>x</sub> = 4 MHz) (in PLL mode) V <sub>DD</sub> = 5 V $\pm$ 10%, REGC = 10 $\mu$ F		26	44	mA		
		$f_{XX}$ = 10 MHz (in clock-through mode) REGC = V <sub>DD</sub> = 3 V ±10%		13	26	mA		
	IDD2	HALT mode (all peripheral functions operating)						
		fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V $\pm$ 10%		29	40	mA		
		f <sub>xx</sub> = 16 MHz (f <sub>x</sub> = 4 MHz) (in PLL mode) V <sub>DD</sub> = 5 V $\pm$ 10%, REGC = 10 $\mu$ F		16	29	mA		
		$f_{XX}$ = 10 MHz (in clock-through mode) REGC = V <sub>DD</sub> = 3 V ±10%		8	16	mA		
	IDD3	IDLE mode (watch timer operating)						
		$f_x = 5 \text{ MHz}$ (when PLL mode off) REGC = V <sub>DD</sub> = 5 V ±10%		1.7	2.7	mA		
		fx = 4 MHz (when PLL mode off) V <sub>DD</sub> = 5 V $\pm$ 10%, REGC = 10 $\mu$ F		1.2	2.0	mA		
		$f_x = 10 \text{ MHz}$ (in clock-through mode) REGC = V <sub>DD</sub> = 3 V ±10%		1.2	2.0	mA		
	IDD4	Subclock operation mode (fxr = 32.768 kHz) Main oscillation stopped	100	220	μA			
	Idd5	Sub-IDLE mode (fxt = 32.768 kHz) Watch timer operating, main oscillation stopped		20	75	μA		
	IDD6	STOP mode						
		Subclock oscillating		15	60	μA		
		Subclock stopped (XT1 = Vss, PSMR.XTSTP bit = 1)		0.1	30	μA		

**Notes 1.** Total current of VDD and EVDD (all ports stopped). AVREF0 is not included.


- 2. TYP. values are formed using the following voltage.  $V_{DD} = 5.0 \text{ V}$  when  $V_{DD} = 5 \text{ V} \pm 10\%$  $V_{DD} = 3.0 \text{ V}$  when  $V_{DD} = 3 \text{ V} \pm 10\%$
- **Remark** fxx: Main clock frequency
  - fx: Main clock oscillation frequency
  - fxT: Subclock frequency

# **Data Retention Characteristics**

#### STOP Mode ( $T_A = -40$ to $+85^{\circ}C$ )


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	V
STOP release signal input time	<b>t</b> DREL		0			μs

# Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




# **AC Characteristics**


#### AC Test Input Measurement Points (VDD, AVREFO, EVDD)



#### **AC Test Output Measurement Points**



# Load Conditions




# **CLKOUT Output Timing**

# $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Output cycle	tсүк	<1>		50 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V <sub>DD</sub> = 2.7 to 5.5 V	tсүк/2 – 26		ns
Low-level width	twĸ∟	<3>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V <sub>DD</sub> = 2.7 to 5.5 V	tсүк/2 – 26		ns
Rise time	tкв	<4>	V <sub>DD</sub> = 4.0 to 5.5 V		17	ns
			V <sub>DD</sub> = 2.7 to 5.5 V		26	ns
Fall time	tĸF	<5>	V <sub>DD</sub> = 4.0 to 5.5 V		17	ns
			V <sub>DD</sub> = 2.7 to 5.5 V		26	ns

# **Clock Timing**



# **Bus Timing**

### (1) In read/write cycle

### (a) Read/write cycle (CLKOUT asynchronous)

#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 4.0 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF) (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB $\downarrow$ )	<b>t</b> sast	<6>		(0.5 + tasw)T - 23		ns
Address hold time (from ASTB $\downarrow$ )	<b>t</b> hsta	<7>		(0.5 + tанw)T – 15		ns
Delay time from $\overline{RD}\downarrow$ to address float	<b>t</b> frda	<8>			16	ns
Data input setup time from address	<b>t</b> SAID	<9>			(2 + n + tasw + tahw)T - 40	ns
Data input setup time from $\overline{\text{RD}}\downarrow$	tsrid	<10>			(1 + n)T – 25	ns
Delay time from ASTB $\downarrow$ to $\overline{\text{RD}}$ , $\overline{\text{WRm}}\downarrow$	<b>t</b> dstrdwr	<11>		(0.5 + tанw)T – 20		ns
Data input hold time (from $\overline{RD}\uparrow$ )	thrdid	<12>		0		ns
Address output time from $\overline{RD}\uparrow$	<b>t</b> drda	<13>		(1 + i)T – 16		ns
Delay time from RD, WRm↑ to ASTB↑	<b>t</b> DRDWRST	<14>		0.5T – 10		ns
Delay time from $\overline{RD}$ to $ASTB\downarrow$	<b>t</b> DRDST	<15>		(1.5 + i + tasw)T - 10		ns
RD, WRm low-level width		<16>		(1 + n)T – 10		ns
ASTB high-level width	twsтн	<17>		(1 + i + tasw)T – 25		ns
Data output time from $\overline{WRm}\downarrow$	towrod	<18>			20	ns
Data output setup time (to WRm <sup>↑</sup> )	tsodwr	<19>		(1 + n)T – 25		ns
Data output hold time (from WRm↑)	thwrod	<20>		T – 15		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 45	ns
	tsawt2	<22>			(1.5 + n + tasw + taнw)T - 45	ns
WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + tahw)T		ns
	thawt2	<24>		(1.5 + n + tasw + tahw)T		ns
WAIT setup time (to ASTB↓)	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 32	ns
	tsstwt2	<26>			(1 + n + tанw)T – 32	ns
WAIT hold time (from ASTB↓)	tHSTWT1	<27>	n ≥ 1	(n + tанw)T		ns
	tHSTWT2	<28>		(1 + n + tанw)Т		ns

Remarks 1. tasw: Number of address setup wait clocks (0 or 1)

tahw: Number of address hold wait clocks (0 or 1)

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- 3. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Parameter	Symbo	ol –	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB $\downarrow$ )	<b>t</b> sast	<6>		(0.5 + tasw)T - 42		ns
Address hold time (from ASTB $\downarrow$ )	<b>t</b> HSTA	<7>		(0.5 + tанw)T – 30		ns
Delay time from $\overline{RD}\downarrow$ to address float	<b>t</b> FRDA	<8>			32	ns
Data input setup time from address	tsaid	<9>			(2 + n + tasw + tahw)T - 72	ns
Data input setup time from $\overline{\mathrm{RD}}\downarrow$	tsrid	<10>			(1 + n)T – 40	ns
Delay time from ASTB $\downarrow$ to $\overline{\text{RD}}, \overline{\text{WRm}}\downarrow$	<b>t</b> dstrdwr	<11>		(0.5 + tанw)T – 35		ns
Data input hold time (from $\overline{RD}^{\uparrow}$ )	thrdid	<12>		0		ns
Address output time from $\overline{\mathrm{RD}}$	<b>t</b> drda	<13>		(1 + i)T – 32		ns
Delay time from RD, WRm↑ to ASTB↑	<b>t</b> DRDWRST	<14>		0.5T – 20		ns
Delay time from $\overline{RD}$ to $ASTB\downarrow$	<b>t</b> DRDST	<15>		(1.5 + i + tasw)T – 20		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 20		ns
ASTB high-level width	twsтн	<17>		(1 + i + tasw)T - 50		ns
Data output time from $\overline{WRm} \downarrow$	towrod	<18>			35	ns
Data output setup time (to $\overline{\text{WRm}}$ )	tsodwr	<19>		(1 + n)T – 40		ns
Data output hold time (from $\overline{\text{WRm}}^\uparrow$ )	thwrod	<20>		T – 30		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 80	ns
	tsawt2	<22>			(1.5 + n + tasw + tahw)T - 80	ns
WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + taнw)Т		ns
	thawt2	<24>		(1.5 + n + tasw + tahw)T		ns
$\overline{\text{WAIT}}$ setup time (to ASTB $\downarrow$ )	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 60	ns
	tsstwt2	<26>	Ī		(1 + n + tанw)T – 60	ns
$\overline{\text{WAIT}}$ hold time (from ASTB $\downarrow$ )	tHSTWT1	<27>	n ≥ 1	(n + tанw)Т		ns
	tHSTWT2	<28>		(1 + n + tанw)Т		ns

(Т	$A = -40 \text{ to } +85^{\circ}\text{C}, \text{ VDD} = \text{EVD}$	$DD = AV_{REF0} = 2.7 \text{ to } 5.9$	5 V. Vss = EVss :	= AVss = 0 V. CL	= 50  pF (2/2)

Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

• 70 ns < 1/fcpu < 84 ns


Set an address setup wait (AWC.ASWk bit = 1).

62.5 ns < 1/fcpu < 70 ns</li>
 Set an address setup wait (ASWk bit = 1) and address hold wait (AWC.AHWk bit = 1).


Remarks 1. tasw: Number of address setup wait clocks (0 or 1)

- tahw: Number of address hold wait clocks (0 or 1)
- **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
- **3.** n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

# Read Cycle (CLKOUT Asynchronous)



Write Cycle (CLKOUT Asynchronous)



# (b) Read/write cycle (CLKOUT synchronous)

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$

· · · ·	, , , , , , , , , , , , , , , , , , , ,			1 /			
Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit	
Delay time from CLKOUT↑ to address	<b>t</b> dka	<29>		0	19	ns	
Delay time from CLKOUT <sup>↑</sup> to address float	tғка	<30>		0	14	ns	
Delay time from CLKOUT $\downarrow$ to ASTB	<b>t</b> DKST	<31>		0	23	ns	
Delay time from CLKOUT↑ to RD, WRm	<b>t</b> dkrdwr	<32>		-22	0	ns	
Data input setup time (to CLKOUT $\uparrow$ )	<b>t</b> sidk	<33>		15		ns	
Data input hold time (from CLKOUT $\uparrow$ )	tнкір	<34>		0		ns	
Data output delay time from CLKOUT $\uparrow$	<b>t</b> dkod	<35>			19	ns	
$\overline{WAIT}$ setup time (to CLKOUT $\downarrow$ )	tswтк	<36>		15		ns	
$\overline{WAIT}$ hold time (from CLKOUT $\downarrow$ )	tнкwт	<37>		0		ns	

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.


(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 p	۶F)	(2)	/2)
(1440 10 + 05 0, 400 - 2400 - 40 + 60 - 2.7 10 - 3.5 4, 435 - 2435 - 4435 - 04, 02 - 30 + 60 - 2.7 10 - 2	, ,	(4)	12)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	tdka	<29>		0	19	ns
Delay time from CLKOUT↑ to address float	tfka	<30>		0	18	ns
Delay time from CLKOUT $\downarrow$ to ASTB	<b>t</b> DKST	<31>		0	55	ns
Delay time from CLKOUT↑ to RD, WRm	<b>t</b> dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT $\uparrow$ )	tsidk	<33>		30		ns
Data input hold time (from CLKOUT $\uparrow$ )	tнкір	<34>		0		ns
Data output delay time from CLKOUT↑	tdкор	<35>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	tswтк	<36>		25		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	tнкwт	<37>		0		ns


**Remarks 1.** m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

Read Cycle (CLKOUT Synchronous)



# Write Cycle (CLKOUT Synchronous)



#### (2) Bus hold

#### (a) CLKOUT asynchronous

#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 4.0 to 5.5 V, VSS = EVSS = AVSS = 0 V, CL = 50 pF) (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	<b>t</b> whal	<79>		T – 15		ns
Delay time from HLDAK↑ to bus output	<b>t</b> dhac	<80>		-40		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 40	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 40	ns

#### **Remarks 1.** T = 1/fcpu (fcpu: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, VSS = EVSS = AVSS = 0 V, CL = 50 pF) (2/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from $\overline{HLDAK}$ to bus output	<b>t</b> dhac	<80>		-80		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 70	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 70	ns


**Remarks 1.** T = 1/fcpu (fcpu: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

# Bus Hold (CLKOUT Asynchronous)



# (b) CLKOUT synchronous

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit			
$\overline{HLDRQ}$ setup time (to CLKOUT $\downarrow$ )	tsнак	<83>		15		ns			
$\overline{HLDRQ}$ hold time (from CLKOUT $\downarrow$ )	tнкнq	<84>		0		ns			
Delay time from CLKOUT↑ to bus float	<b>t</b> DKF	<85>			20	ns			
Delay time from CLKOUT↑ to HLDAK	tdкна	<86>			20	ns			

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 4.0 \text{ to } 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF}) (1/2)$


**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

#### $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF}) (2/2)$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
$\overline{HLDRQ}$ setup time (to CLKOUT $\downarrow$ )	tsнак <83>			25		ns
HLDRQ hold time (from CLKOUT↓)	tнкнq	<84>		0		ns
Delay time from CLKOUT <sup>↑</sup> to bus float	<b>t</b> dkf	<85>			40	ns
Delay time from CLKOUT↑ to HLDAK	tdкна	<86>			40	ns

**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

# Bus Hold (CLKOUT Synchronous)



#### **Basic Operation**

#### (1) Reset/external interrupt timing

#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)


Parameter	Sym	Ibol	Conditions		MIN.	MAX.	Unit
RESET low-level width	twrsL1	<87>	Reset in po	ower-on status	2		μs
	twrsl2	<88>	Power-on r	Power-on reset when REGC = VDD			μs
			Note	tvr > 150 μs	10		μs
				tvr ≤ 150 <i>μ</i> s	40		μs
NMI high-level width	twniн	<89>	Analog noi	se elimination	1		μs
NMI low-level width	twn∟	<90>	Analog noi	se elimination	1		μs
INTPn high-level width	twiтн	<91>	n = 0 to 6 (	analog noise elimination)	600		ns
INTPn low-level width	twi⊤∟	<92>	n = 0 to 6 (	analog noise elimination)	600		ns

**Note** Power-on reset when REGC = 10  $\mu$ F

Remarks 1. tvr: Time required for VDD to rise from 0 V to 4.0 V (= operation lower-limit voltage)

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

#### **Reset/Interrupt**



Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
TI0n high-level width	tтюн	<93>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	2T <sub>smp0</sub> + 100 <sup>Note 1</sup>		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	2T <sub>smp0</sub> + 200 <sup>Note 1</sup>		ns
TI0n low-level width	t⊤ıo∟	<94>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	2T <sub>smp0</sub> + 100 <sup>Note 1</sup>		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	2T <sub>smp0</sub> + 200 <sup>Note 1</sup>		ns
TI5m high-level width	tті5н	<95>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	50		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	100		ns
TI5m low-level width	tti5L	<96>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	50		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	100		ns
TIP0m high-level width	tтірн	<97>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	$np \times T_{\text{smpp}} + 100^{\text{Note 2}}$		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	$np \times T_{smpp} + 200^{\text{Note 2}}$		ns
TIP0m low-level width	<b>t</b> TIPL	<98>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	$np \times T_{\text{smpp}} + 100^{\text{Note 2}}$		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	$np \times T_{smpp} + 200^{\text{Note 2}}$		ns

# **Timer Timing**

#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Notes 1. T<sub>smp0</sub>: Timer 0 count clock cycle

However,  $T_{smp0} = 4/fxx$  when TIOn is used as an external event count input.


 pp: Number of sampling clocks set by the PmNFC.PmNFSTS bit T<sub>smpp</sub>: Digital noise elimination sampling clock cycle of TIP0m pin If TIP00 is used as an external event count input or an external trigger input, however, T<sub>smpp</sub> = 0 (digital noise is not eliminated).

**Remarks 1.** n = 00, 01, 10, 11

m = 0, 1

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

# **Timer Input Timing**



# UART Timing

# (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = EV<sub>DD</sub> = AV<sub>REF0</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = AV<sub>SS</sub> = 0 V, C<sub>L</sub> = 50 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		12	MHz
		REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V,		6	MHz
		$REGC = V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$			

# CSI0 Timing

#### (1) Master mode

#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	REGC = $V_{DD}$ = 4.0 to 5.5 V	200		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	400		ns
SCK0n high-/low-level width	tкн1, tк∟1	<100>		tkcy1/2-30		ns
SI0n setup time (to SCK0n)	tsik1	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	50		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = VDD = 4.0 to 5.5 V		30	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V		60	ns


#### **Remark** n = 0, 1

#### (2) Slave mode

# (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	<b>t</b> ксү2	<99>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	200		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	400		ns
SCK0n high-/low-level width	tkh2, tkl2	<100>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	45		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	60		ns
Delay time from SCK0n to SO0n	tkso2	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		50	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V		100	ns

**Remark** n = 0, 1



# **CSIA** Timing

#### (1) Master mode

#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)


Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKA0 cycle time	tксүз	<104>	REGC = $V_{DD}$ = 4.0 to 5.5 V	500		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	1000		ns
SCKA0 high-/low-level width	tкнз, tк∟з	<105>		tксүз/2 — 30		ns
SIA0 setup time (to SCKA0↑)	tsik3	<106>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	60		ns
SIA0 hold time (from SCKA0↑)	tหรเง	<107>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	60		ns
Delay time from $\overline{\text{SCKA0}}\downarrow$ to SOA0	tкsoз	<108>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		30	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V		60	ns

#### (2) Slave mode

#### $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKA0 cycle time	<b>t</b> ксү4	<104>	REGC = $V_{DD}$ = 4.0 to 5.5 V	840		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	1700		ns
SCKA0 high-/low-level width	tĸн4, tĸ∟4	<105>		tксү₄/2 – 30		ns
SIA0 setup time (to SCKA0↑)	tsik4	<106>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	50		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	100		ns
SIA0 hold time (from SCKA0↑)	tksi4	<107>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	tcv×2+15 <sup>Note</sup>		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	tcy×2+30 <sup>Note</sup>		ns
Delay time from $\overline{\text{SCKA0}}\downarrow$ to SOA0	tkso4	<108>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		tcy×2+30 <sup>Note</sup>	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V		$t_{CY} \times 2 + 60^{Note}$	ns

Note tcy: fscka cycle



Pa	rameter	Sym	nbol	Norma	al Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency		fclк		0	100	0	400	kHz
Bus free time (Between start	and stop conditions)	<b>t</b> BUF	<109>	4.7	-	1.3	-	μs
Hold time <sup>Note 1</sup>		thd:sta	<110>	4.0	-	0.6	-	μs
SCL0 clock low	-level width	<b>t</b> LOW	<111>	4.7	-	1.3	_	μs
SCL0 clock hig	h-level width	tніgн	<112>	4.0	-	0.6	-	μs
Setup time for s conditions	start/restart	tsu:sta	<113>	4.7	-	0.6	-	μs
Data hold time	CBUS compatible master	thd:dat	<114>	5.0	-	-	_	μs
	I <sup>2</sup> C mode			0 <sup>Note 2</sup>	-	0 <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup time	9	tsu:dat	<115>	250	-	100 <sup>Note 4</sup>	-	ns
SDA0 and SCL	0 signal rise time	tR	<116>	-	1000	20 + 0.1Cb <sup>Note 5</sup>	300	ns
SDA0 and SCL	0 signal fall time	t⊧	<117>	-	300	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Stop condition	setup time	tsu:sto	<118>	4.0	-	0.6	-	μs
Pulse width of s input filter	spike suppressed by	tsp	<119>	-	-	0	50	ns
Capacitance loa	ad of each bus line	Cb		_	400	_	400	pF


# I<sup>2</sup>C Bus Mode (Y Products (Products with On-Chip I<sup>2</sup>C) Only)

#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.
- **3.** If the system does not extend the SCL0 signal low hold time (tLow), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l<sup>2</sup>C bus can be used in the normal-mode l<sup>2</sup>C bus system. In this case, set the high-speed mode l<sup>2</sup>C bus so that it meets the following conditions.
  - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT  $\geq 250~\text{ns}$
  - If the system extends the SCL0 signal's low state hold time: Transmit the following data bit to the SDA0 line prior to the SCL0 line release (tRmax. + tsu:DAT = 1000 + 250 = 1250 ns: Normal mode l<sup>2</sup>C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)

# I<sup>2</sup>C Bus Mode (Y Products (Products with On-Chip I<sup>2</sup>C) Only)



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Note 1</sup>	AINL	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$		±0.2	±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$		±0.3	±0.6	%FSR
Conversion time	<b>t</b> CONV	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \ V$	14.0		100	μs
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \ V$	17.0		100	μs
Zero-scale error <sup>Note 1</sup>	Ezs	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \ V$			±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \ V$			±0.6	%FSR
Full-scale error <sup>Note 1</sup>	Efs	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \ V$			±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \ V$			±0.6	%FSR
Non-linearity error <sup>Note 2</sup>	ILE	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \ V$			±2.5	LSB
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \ V$			±4.5	LSB
Differential linearity error <sup>Note 2</sup>	DLE	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±1.5	LSB
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \ V$			±2.0	LSB
Analog input voltage	VIAN		0		AV <sub>REF0</sub>	V
AVREFO current	<b>IA</b> REF0	When using A/D converter		1.3	2.5	mA
		When not using A/D converter <sup>Note 3</sup>		1.0	10	μA

# A/D Converter

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Notes 1. Excluding quantization error ( $\pm 0.05$  %FSR).

- **2.** Excluding quantization error (±0.5 LSB).
- 3. ADM.ADCS bit = 0, ADM.ADCS2 bit = 0

Remark LSB: Least Significant Bit FSR: Full Scale Range

#### **Flash Memory Programming Characteristics**

# $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

#### (1) Basic characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Programming operation		REGC = V <sub>DD</sub> = 4.5 to 5.5 V	2		20	MHz
frequency		REGC = V <sub>DD</sub> = 4.0 to 5.5 V	2		16	MHz
		REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V	2		16	MHz
		REGC = V <sub>DD</sub> = 2.7 to 5.5 V	2		10	MHz
Supply voltage	Vdd		2.7		5.5	V
Number of rewrites	CERWR	Note		100		Times
Programming temperature	<b>t</b> PRG		-40		+85	°C

Note When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".


Example (P: Write, E: Erase)

Shipped product  $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites Shipped product  $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites

#### (2) Serial write operation characteristics

Parameter	Sym	nbol	Conditions	MIN.	TYP.	MAX.	Unit
Setup time from VDD $\uparrow$ to FLMD0 $\uparrow$	tDP	<120>		10 ms		3 s	
Time from RESET↑ to FLMD0 pulse input start	t <sub>RP</sub>	<121>		66611.2/fx			s
FLMD0 pulse high-/low-level width	tew	<122>		10		100	μs
FLMD0 pulse rise time	tR	<123>				50	ns
FLMD0 pulse fall time	t⊧	<124>				50	ns

#### **Serial Write Operation Timing**



# CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)

Standard products are as follows.

μPD703208, 703208Y, 703209, 703209Y, 703210, 703210Y, 70F3210, 70F3210Y

(A) grade products are as follows.

μPD703208(A), 703208Y(A), 703209(A), 703209Y(A), 703210(A), 703210Y(A), 70F3210(A), 70F3210Y(A)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	VPP	Flash memory version, Note 1	–0.3 to +10.5	V
	EVDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	AV <sub>REF0</sub>	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	Vss	Vss = EVss = AVss	-0.3 to +0.3	V
	AVss	Vss = EVss = AVss	–0.3 to +0.3	V
	EVss	Vss = EVss = AVss	-0.3 to +0.3	V
Input voltage	VII	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, RESET	-0.3 to EV <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
	V <sub>I2</sub>	X1, X2, XT1, XT2	-0.3 to VDD + 0.3 <sup>Note 2</sup>	V
Analog input voltage	VIAN	P70 to P77	-0.3 to AV <sub>REF0</sub> + 0.3 <sup>Note 2</sup>	V

#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)


**Notes 1.** Make sure that the following conditions of the VPP voltage application timing are satisfied when the flash memory is written.

#### • When supply voltage rises

VPP must exceed VDD 15  $\mu$ s or more after VDD has reached the lower-limit value (2.7 V) of the operating voltage range (see a in the figure below).

# • When supply voltage drops

VDD must be lowered 10  $\mu$ s or more after VPP falls below the lower-limit value (2.7 V) of the operating voltage range of VDD (see b in the figure below).



2. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	lol	Note	Per pin	20	mA
		P38, P39		30	mA
		P00 to P06, P30 to P35, P38, P39, P40 to P42	Total of all pins:	35	mA
		P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15	70 mA	35	mA
Output current, high	Іон	Note	Per pin	-10	mA
		P00 to P06, P30 to P35, P40 to P42	Total of all	-30	mA
		P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15	pins: –60 mA	-30	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg	Mask ROM version		-65 to +150	°C
		Flash memory version		-40 to +125	°C

#### Absolute Maximum Ratings $(T_A = 25^{\circ}C)$ (2/2)

Note P00 to P06, P30 to P35, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, Vcc, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
  - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

#### Capacitance (TA = 25°C, VDD = EVDD = AVREF0 = VSS = EVSS = AVSS = 0 V)

Parameter	Symbol	Condition	Conditions		TYP.	MAX.	Unit
Input capacitance	Cı	fx = 1 MHz	P70 to P77			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P38, P39			20	pF

Note P00 to P06, P30 to P35, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15

**Remark** fx: Main clock oscillation frequency

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		5	MHz
Output frequency	fxx		8		20	MHz
Lock time	<b>t</b> PLL	After V <sub>DD</sub> reaches 2.7 V (MIN.)			200	μs

# PLL Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0 V)


# **Operating Conditions**

#### $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock	fclĸ	In PLL mode	REGC = $V_{DD}$ = 4.5 to 5.5 V	0.25		20	MHz
frequency			$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	0.25		16	MHz
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V	0.25		16	MHz
			$REGC = V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	0.25		10	MHz
		In clock-through mode	REGC = 10 μF, V <sub>DD</sub> = 4.0 to 5.5 V	0.0625		10	MHz
			REGC = V <sub>DD</sub> = 2.7 to 5.5 V	0.0625		10	MHz
		Operating with subclock	Note		32.768		kHz

**Note** REGC =  $V_{DD}$  = 2.7 to 5.5 V or REGC = 10  $\mu$ F,  $V_{DD}$  = 4.0 to 5.5 V

# Internal System Clock Frequency vs. Supply Voltage



#### **Main Clock Oscillator Characteristics**

#### **Recommended Circuit** Parameter Conditions MIN. TYP. MAX. Unit Oscillation PLL mode REGC = V<sub>DD</sub> = 4.5 to 5.5 V 2 5 MHz frequency (fx)Note REGC = V<sub>DD</sub> = 4.0 to 5.5 V 2 MHz 4 REGC = 10 $\mu$ F 2 MHz 4 $V_{\text{DD}} = 4.0$ to 5.5 V X1 X2 REGC = V<sub>DD</sub> = 2.7 to 5.5 V 2 2.5 MHz -1111 $REGC = V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$ Clock-through mode 2 10 MHz REGC = 10 $\mu$ F 2 10 MHz $V_{DD} = 4.0$ to 5.5 V After reset is When OSTS0 = 1 2<sup>15</sup>/fx Oscillation s stabilization released time<sup>Note 2</sup> After STOP mode is released Note 3 s

# (1) Crystal resonator, ceramic resonator ( $T_A = -40$ to $+85^{\circ}C$ , $V_{DD} = 2.7$ to 5.5 V, $V_{SS} = 0$ V)

**Notes 1.** Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- 3. The value differs depending on the OSTS register settings.

# (2) External clock (T<sub>A</sub> = -40 to $+85^{\circ}$ C, REGC = V<sub>DD</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0 V)

Recommended Circuit	Parameter	С	MIN.	TYP.	MAX.	Unit	
X1 X2	Input frequency	PLL mode	REGC = $V_{DD}$ = 4.5 to 5.5 V	2		5	MHz
	(fx) <sup>Note</sup>		$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	2		4	MHz
			REGC = $V_{DD}$ = 2.7 to 5.5 V	2		2.5	MHz
External clock		Clock-through mode	REGC = $V_{DD}$ = 2.7 to 5.5 V	2		10	MHz

**Note** Make sure that the duty ratio of the input waveform is within  $50\% \pm 5\%$ .

Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.
- 3. When REGC = 10  $\mu$ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V<sub>DD</sub> in the following modes.
  - After reset (except during WDTRES1 and oscillation stabilization time)
  - In STOP mode
  - In Sub-IDLE mode

Manufacturer	Product Name	Туре	Oscillation Frequency	Recomme	nded Circui	t Constant	Oscillation Voltage Range	
			fxx (MHz)	C1 (pF)	C2 (pF)	Rd (kΩ)	MIN. (V)	MAX. (V)
Murata Mfg.	CSTCC2M00G56-R0	SMD	2.000	47	47	0	2.7	5.5
Co., Ltd.	CSTCC3M00G56-R0	SMD	3.000	47	47	0	2.7	5.5
	CSTCR4M00G55-R0	SMD	4.000	39	39	0	2.7	5.5
	CSTLS4M00G56-B0			47	47	0	2.7	5.5
	CSTCR5M00G55-R0	SMD	5.000	39	39	0	2.7	5.5
	CSTLS5M00G56-B0			47	47	0	2.7	5.5
	CSTCE10M0G52-R0	SMD	10.000	10	10	0	2.7	5.5
	CSTLS10M0G53-B0			15	15	0	2.7	5.5
	CSTCC2M00G56A-R0	SMD	2.000	47	47	0	2.7	5.5
	CSTCC3M00G56A-R0	SMD	3.000	47	47	0	2.7	5.5
	CSTCR4M00G55A-R0	SMD	4.000	39	39	0	2.7	5.5
	CSTCR5M00G55A-R0	SMD	5.000	39	39	0	2.7	5.5
	CSTCE10M0G52A-R0	SMD	10.000	10	10	0	2.7	5.5

### (i) Murata Manufacturing Co., Ltd.: Ceramic resonator (T<sub>A</sub> = -40 to +85°C)

Caution This oscillator constant is a reference value based on evaluation under a specific environment by the resonator manufacturer. If optimization of oscillator characteristics is necessary in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit. The oscillation voltage and oscillation frequency indicate only oscillator characteristics. Use the V850ES/KF1 so that the internal operating conditions are within the specifications of the DC and AC characteristics.

#### **Subclock Oscillator Characteristics**

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
XT1 XT2	Oscillation frequency (fxT) <sup>Note 1</sup>		32	32.768	35	kHz
	Oscillation stabilization time <sup>Note 2</sup>			10		S

#### (1) Crystal resonator ( $T_A = -40$ to $+85^{\circ}C$ , $V_{DD} = 2.7$ to 5.5 V, $V_{SS} = 0$ V)

Notes 1. Indicates only oscillator characteristics.

**2.** Time required from when V<sub>DD</sub> reaches oscillation voltage range (2.7 V (MIN.)) to when the crystal resonator stabilizes.

#### (2) External clock (T<sub>A</sub> = -40 to +85°C, REGC = V<sub>DD</sub> = 2.7 to 5.5 V, V<sub>SS</sub> = 0 V)

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
XT1 XT2	Input frequency (fxt) <sup>Note</sup>	REGC = V <sub>DD</sub> = 2.7 to 5.5 V	32		35	kHz

**Note** The duty ratio of the input waveform must be within  $50\% \pm 5\%$ .

Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.
- 3. When REGC = 10  $\mu$ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V<sub>DD</sub> in the following modes.
  - After reset (except during WDTRES1 and oscillation stabilization time)
  - In STOP mode
  - In Sub-IDLE mode

# **DC Characteristics**

## $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}) (1/4)$

Parameter	Symbol	Conditio	ons	MIN.	TYP.	MAX.	Unit
Output current, high	Іон1	Per pin for P00 to P06, P3 P42, P50 to P55, P90, P9 to P915, PCM0 to PCM3, PCT0, PCT1, PCT4, PCT	1, P96 to P99, P913 PCS0, PCS1,			-5.0	mA
		Total of P00 to P06, P30	$EV_{DD} = 4.0$ to 5.5 V			-30	mA
		to P35, P40 to P42	EV <sub>DD</sub> = 2.7 to 5.5 V			-15	mA
		Total of P50 to P55,	$EV_{DD} = 4.0$ to 5.5 V			-30	mA
		P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15		-15	mA		
Output current, low	lol1	Per pin for P00 to P06, P3 P42, P50 to P55, P90, P9 to P915, PCM0 to PCM3, PCT0, PCT1, PCT4, PCT			10	mA	
		Per pin for P38, P39	$EV_{DD} = 4.0$ to 5.5 V			15	mA
			$EV_{DD} = 2.7 \text{ to } 5.5 \text{ V}$			8	mA
		Total of P00 to P06, P30 to P35, P40 to P42				30	mA
		Total of P38, P39, P50 to to P99, P913 to P915, PC PCS1, PCT0, PCT1, PCT PDL15	M0 to PCM3, PCS0,			30	mA
Input voltage, high	VIH1	Note 1		0.7EVDD		EVDD	V
	VIH2	Note 2		0.8EVDD		EVDD	V
	Vінз	P70 to P77		0.7AVREF0		AV <sub>REF0</sub>	V
	VIH4 <sup>Note 3</sup>	X1, X2, XT1, XT2		V <sub>DD</sub> -0.5		VDD	V
Input voltage, low	VIL1	Note 1		EVss		0.3EVDD	V
	VIL2	Note 2		EVss		0.2EVDD	V
	VIL3	P70 to P77		AVss		0.3AVREF0	V
	VIL4 <sup>Note 3</sup>	X1, X2, XT1, XT2		Vss		0.4	V

Notes 1. P00, P01, P30, P41, P98, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins.

**2.** RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P90, P91, P96, P97, P99, P913 to P915 and their alternate-function pins.

3. When the external clock is used

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	Voh1	Note 1	Іон = -2.0 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	EV <sub>DD</sub> - 1.0		EVDD	V
		Note 2	Іон = -0.1 mA, EVpd = 2.7 to 5.5 V	EV <sub>DD</sub> - 0.5		EVDD	V
Output voltage, low	V <sub>OL1</sub>	Note 3	IoL = 2.0 mA <sup>Note 4</sup>	0		0.8	V
	Vol2	P38, P39	lo∟ = 15 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	0		2.0	V
			lo∟ = 8 mA, EV <sub>DD</sub> = 3.0 to 5.5 V	0		1.0	V
			lo∟ = 5 mA, EV <sub>DD</sub> = 2.7 to 5.5 V	0		1.0	V
Input leakage current, high	Іцн	$V_{\text{IN}} = V_{\text{DD}}$				3.0	μA
Input leakage current, low	Ilil	$V_{IN} = 0 \ V$				-3.0	μA
Output leakage current, high	ILOH	Vo = Vdd				3.0	μA
Output leakage current, low	Ilol	Vo = 0 V				-3.0	μA
Pull-up resistor	R∟	$V_{IN} = 0 \ V$		10	30	100	kΩ

#### **DC Characteristics**

#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V) (2/4)

Notes 1. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: I<sub>OH</sub> = -30 mA, total of P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins: I<sub>OH</sub> = -30 mA.

- **2.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins:  $I_{OH} = -15$  mA, total of P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins:  $I_{OH} = -15$  mA.
- **3.** Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: Io<sub>L</sub> = 30 mA, total of P38, P39, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins: Io<sub>L</sub> = 30 mA.
- 4. Refer to IoL1 for IoL of P38 and P39.

# **DC Characteristics**

#### $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}) (3/4)$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current <sup>№™</sup> (flash memory version)	Idd1	Normal operation	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		43	60	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 $\mu$ F V <sub>DD</sub> = 5 V ±10%		27	40	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = V <sub>DD</sub> = 3 V ±10%		14	29	mA
	IDD2	HALT mode	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		18	28	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 $\mu$ F V <sub>DD</sub> = 5 V ±10%		11	20	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = V <sub>DD</sub> = 3 V ±10%		6	11	mA
	Idd3	IDLE mode	fx = 5 MHz (when PLL mode off) REGC = V <sub>DD</sub> = 5 V ±10%		1200	2000	μA
			fx = 4 MHz (when PLL mode off) REGC = 10 $\mu$ F V <sub>DD</sub> = 5 V ±10%		900	1600	μA
			fx = 10 MHz (when PLL mode off) REGC = $V_{DD}$ = 3 V ±10%		900	1600	μA
	Idd4	Subclock operating mode	fxr = 32.768 kHz Main clock stopped		190	320	μA
	Idds	Subclock IDLE mode	f <sub>xT</sub> = 32.768 kHz Main clock stopped, watch timer operating		15	60	μA
	IDD6	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	30	μA

Note Total current of VDD and EVDD (all ports stopped). AVREFO is not included.

# Remark fxx: Main clock frequency

- fx: Main clock oscillation frequency
- fxT: Subclock frequency

### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V) (4/4)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup> (mask ROM version)	IDD1	Normal operation	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		30	45	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 $\mu$ F V <sub>DD</sub> = 5 V ±10%		18	30	mA
			$f_{XX} = 10 \text{ MHz} (f_X = 10 \text{ MHz})$ REGC = V <sub>DD</sub> = 3 V ±10%		9	18	mA
	IDD2	HALT mode	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		17	25	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 $\mu$ F V <sub>DD</sub> = 5 V ±10%		10	18	mA
			fxx = 10 MHz (fx = 10 MHz) REGC = V <sub>DD</sub> = 3 V ±10%		5	10	mA
	Idd3	IDLE mode	$\label{eq:result} \begin{array}{l} fx = 5 \mbox{ MHz} \\ \mbox{(when PLL mode off)} \\ \mbox{REGC} = V_{DD} = 5 \mbox{ V} \pm 10\%^{\mbox{Note 2}} \end{array}$		900	1400	μA
			fx = 4 MHz (when PLL mode off) REGC = 10 $\mu$ F V <sub>DD</sub> = 5 V ±10%		600	1000	μA
			fx = 10 MHz (when PLL mode off) REGC = $V_{DD}$ = 3 V ±10%		600	1000	μA
	Idd4	Subclock operating mode	fxt = 32.768 kHz Main clock stopped		70	160	μA
	Idds	Subclock IDLE mode	$f_{XT} = 32.768 \text{ kHz}$ Main clock stopped, watch timer operating		15	60	μA
	Idde	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	30	μA

Notes 1. Total current of VDD and EVDD (all ports stopped). AVREFO is not included.

2. When the capacitance of the capacitor in the oscillator is 15 pF.

Remark fxx: Main clock frequency


- fx: Main clock oscillation frequency
- fxT: Subclock frequency

# **Data Retention Characteristics**


# STOP Mode ( $T_A = -40$ to $+85^{\circ}C$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	V
STOP release signal input time	<b>t</b> DREL		0			μs


Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




### AC Test Input Measurement Points (VDD, AVREFO, EVDD)



#### **AC Test Output Measurement Points**



# Load Conditions




# **CLKOUT Output Timing**

# $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Output cycle	tсүк	<1>		50 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V <sub>DD</sub> = 2.7 to 5.5 V	tсук/2 – 26		ns
Low-level width	twĸ∟	<3>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 17		ns
			V <sub>DD</sub> = 2.7 to 5.5 V	tсук/2 – 26		ns
Rise time	tкв	<4>	V <sub>DD</sub> = 4.0 to 5.5 V		17	ns
			V <sub>DD</sub> = 2.7 to 5.5 V		26	ns
Fall time	tкғ	<5>	V <sub>DD</sub> = 4.0 to 5.5 V		17	ns
			V <sub>DD</sub> = 2.7 to 5.5 V		26	ns

### **Clock Timing**



# **Bus Timing**

### (1) Read/write cycle

### (a) Read/write cycle (CLKOUT asynchronous)

#### (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = EV<sub>DD</sub> = AV<sub>REF0</sub> = 4.0 to 5.5 V, V<sub>SS</sub> = EV<sub>SS</sub> = AV<sub>SS</sub> = 0 V, C<sub>L</sub> = 50 pF) (1/2)

Parameter	Symbo		Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB $\downarrow$ )	<b>t</b> sast	<6>		(0.5 + tasw)T - 23		ns
Address hold time (from ASTB $\downarrow$ )	<b>t</b> HSTA	<7>		(0.5 + tанw)T – 15		ns
Delay time from $\overline{RD}\downarrow$ to address float	<b>t</b> frda	<8>			16	ns
Data input setup time from address	tsaid	<9>			(2 + n + tasw + tahw)T - 40	ns
Data input setup time from $\overline{\text{RD}}\downarrow$	tsrid	<10>			(1 + n)T – 25	ns
Delay time from ASTB $\downarrow$ to $\overline{\text{RD}}$ , $\overline{\text{WRm}}\downarrow$	<b>t</b> dstrdwr	<11>		(0.5 + tанw)T – 20		ns
Data input hold time (from $\overline{RD}^{\uparrow}$ )	thrdid	<12>		0		ns
Address output time from $\overline{RD}\uparrow$	<b>t</b> drda	<13>		(1 + i)T – 16		ns
Delay time from RD, WRm↑ to ASTB↑	<b>t</b> DRDWRST	<14>		0.5T – 10		ns
Delay time from $\overline{RD}$ to ASTB	<b>t</b> DRDST	<15>		(1.5 + i + tasw)T - 10		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 10		ns
ASTB high-level width	twsтн	<17>		(1 + tasw)T – 25		ns
Data output time from $\overline{WRm}\downarrow$	towrod	<18>			20	ns
Data output setup time (to WRm <sup>↑</sup> )	tsodwr	<19>		(1 + n)T – 25		ns
Data output hold time (from WRm↑)	thwrod	<20>		T – 15		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 45	ns
	tsawt2	<22>			(1.5 + n + tasw + taнw)T – 45	ns
WAIT hold time (from address)	thawt1	<23>	n ≥ 1	(0.5 + n + tasw + tahw)T		ns
	thawt2	<24>		(1.5 + n + tasw + tahw)T		ns
$\overline{\text{WAIT}}$ setup time (to ASTB $\downarrow$ )	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 32	ns
	tsstwt2	<26>	]		(1 + n + tанw)T – 32	ns
WAIT hold time (from ASTB↓)	tHSTWT1	<27>	n ≥ 1	(n + tанw)T		ns
	tHSTWT2	<28>	1	(1 + n + tанw)Т		ns

Remarks 1. tasw: Number of address setup wait clocks (0 or 1)

tahw: Number of address hold wait clocks (0 or 1)

- 2. T = 1/fcpu (fcpu: CPU operating clock frequency)
- 3. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

<R>

Parameter	Symb	ol	Conditions	MIN.	MAX.	Uni
Address setup time (to ASTB $\downarrow$ )	<b>t</b> sast	<6>		(0.5 + tasw)T - 42		ns
> Address hold time (from ASTB↓)	<b>t</b> HSTA	<7>		(0.5 + tанw)T – 30		ns
Delay time from $\overline{\mathrm{RD}}\downarrow$ to address float	<b>t</b> FRDA	<8>			32	ns
Data input setup time from address	tsaid	<9>			(2 + n + tasw + tahw)T - 72	ns
> Data input setup time from $\overline{RD}\downarrow$	<b>t</b> srid	<10>			(1 + n)T – 40	ns
Delay time from ASTB $\downarrow$ to $\overline{\text{RD}}, \overline{\text{WRm}}\downarrow$	<b>t</b> dstrdwr	<11>		(0.5 + tанw)T – 35		ns
Data input hold time (from $\overline{RD}\uparrow$ )	thrdid	<12>		0		ns
Address output time from $\overline{\rm RD} \uparrow$	<b>t</b> drda	<13>		(1 + i)T – 32		ns
Delay time from $\overline{\text{RD}}$ , $\overline{\text{WRm}}$ to $\text{ASTB}^\uparrow$	<b>t</b> DRDWRST	<14>		0.5T – 20		ns
Delay time from $\overline{\mathrm{RD}}$ to ASTB	<b>t</b> DRDST	<15>		(1.5 + i + tasw)T – 20		ns
RD, WRm low-level width	twrdwrl	<16>		(1 + n)T – 20		ns
ASTB high-level width	twsтн	<17>		(1 + tasw)T – 50		ns
Data output time from $\overline{\text{WRm}}\downarrow$	towrod	<18>			35	ns
Data output setup time (to WRm↑)	tsodwr	<19>		(1 + n)T – 40		ns
Data output hold time (from $\overline{\text{WRm}}$ )	thwrod	<20>		T – 30		ns
WAIT setup time (to address)	tsawt1	<21>	n ≥ 1		(1.5 + tasw + tahw)T - 80	ns
	tsawt2	<22>			(1.5 + n + tasw + tahw)T - 80	ns
WAIT hold time (from address)	<b>t</b> HAWT1	<23>	n ≥ 1	(0.5 + n + tasw + taнw)Т		ns
	thawt2	<24>		(1.5 + n + tasw + taнw)Т		ns
$\overline{\text{WAIT}}$ setup time (to ASTB $\downarrow$ )	tsstwt1	<25>	n ≥ 1		(1 + tанw)T – 60	ns
	tsstwt2	<26>			(1 + n + tанw)T – 60	ns
WAIT hold time (from ASTB↓)	tHSTWT1	<27>	n ≥ 1	(n + tанw)Т		ns
	tHSTWT2	<28>		(1 + n + tанw)Т		ns

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF) (2/2)


Caution Set the following in accordance with the usage conditions of the CPU operating clock frequency (k = 0, 1).

- 70 ns < 1/fcpu < 84 ns
  - Set an address setup wait (AWC.ASWk bit = 1).
- 62.5 ns < 1/fcpu < 70 ns</li>
   Set an address setup wait (ASWk bit = 1) and address hold wait (AWC.AHWk bit = 1).
- Remarks 1. tasw: Number of address setup wait clocks (0 or 1)
  - tanw: Number of address hold wait clocks (0 or 1)
    - **2.** T = 1/fcpu (fcpu: CPU operating clock frequency)
    - 3. n: Number of wait clocks inserted in the bus cycle


The sampling timing changes when a programmable wait is inserted.

- **4.** m = 0, 1
- 5. i: Number of idle states inserted after a read cycle (0 or 1)
- 6. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

# Read Cycle (CLKOUT Asynchronous)



# Write Cycle (CLKOUT Asynchronous)



# (b) Read/write cycle (CLKOUT synchronous)

## (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 4.0 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF) (1/2)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	tdka	<29>		0	19	ns
Delay time from CLKOUT↑ to address float	tfka	<30>		0	14	ns
Delay time from CLKOUT $\downarrow$ to ASTB	<b>t</b> DKST	<31>		0	23	ns
Delay time from CLKOUT↑ to RD, WRm	<b>t</b> dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT <sup>↑</sup> )	tsidk	<33>		15		ns
Data input hold time (from CLKOUT <sup>↑</sup> )	tнкір	<34>		0		ns
Data output delay time from CLKOUT <sup>↑</sup>	tокор	<35>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	tswтк	<36>		15		ns
WAIT hold time (from CLKOUT↓)	tнкwт	<37>		0		ns

Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.


#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, VSS = EVSS = AVSS = 0 V, CL = 50 pF) (2/2)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	<b>t</b> dka	<29>		0	19	ns
Delay time from CLKOUT↑ to address	tғка	<30>		0	18	ns
float						
Delay time from CLKOUT $\downarrow$ to ASTB	<b>t</b> DKST	<31>		0	55	ns
Delay time from CLKOUT↑ to RD, WRm	<b>t</b> dkrdwr	<32>		-22	0	ns
Data input setup time (to CLKOUT↑)	tsidk	<33>		30		ns
Data input hold time (from CLKOUT <sup>↑</sup> )	tнкір	<34>		0		ns
Data output delay time from CLKOUT↑	tокор	<35>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	tswтĸ	<36>		25		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	tнкwт	<37>		0		ns


Remarks 1. m = 0, 1

2. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

# Read Cycle (CLKOUT Synchronous)



# Write Cycle (CLKOUT Synchronous)



### (2) Bus hold

## (a) CLKOUT asynchronous

#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 4.0 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF) (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from $\overline{\text{HLDAK}}\uparrow$ to bus output	tdhac	<80>		-40		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 40	ns
Delay time from $\overline{\text{HLDRQ}}\uparrow$ to $\overline{\text{HLDAK}}\uparrow$	tdhqha2	<82>		0.5T	1.5T + 40	ns

# **Remarks 1.** T = 1/fcPU (fcPU: CPU operating clock frequency)

2. n: Number of wait clocks inserted in the bus cycle

The sampling timing changes when a programmable wait is inserted.

3. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

# (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF) (2/2)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
HLDRQ high-level width	twнqн	<78>		T + 10		ns
HLDAK low-level width	twhal	<79>		T – 15		ns
Delay time from HLDAK↑ to bus output	<b>t</b> dhac	<80>		-80		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	tdhqha1	<81>			(2n + 7.5)T + 70	ns
Delay time from HLDRQ↑ to HLDAK↑	tdhqha2	<82>		0.5T	1.5T + 70	ns

# **Remarks 1.** T = 1/fcpu (fcpu: CPU operating clock frequency)

 n: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.

**3.** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

# Bus Hold (CLKOUT Asynchronous)



# (b) CLKOUT synchronous

,		,		, I	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
Parameter	Syml	bol	Conditions	MIN.	MAX.	Unit
$\overline{HLDRQ}$ setup time (to CLKOUT $\downarrow$ )	tsнак	<83>		15		ns
$\overline{HLDRQ}$ hold time (from CLKOUT $\downarrow$ )	tнкна	<84>		0		ns
Delay time from CLKOUT↑ to bus float	<b>t</b> dkf	<85>			20	ns
Delay time from CLKOUT↑ to HLDAK	<b>t</b> dkha	<86>			20	ns

## (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 4.0 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF) (1/2)


**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

## (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF) (2/2)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
$\overline{HLDRQ}$ setup time (to CLKOUT $\downarrow$ )	tsнак	<83>		25		ns
HLDRQ hold time (from CLKOUT↓)	tнкна	<84>		0		ns
Delay time from CLKOUT↑ to bus float	<b>t</b> dkf	<85>			40	ns
Delay time from CLKOUT to HLDAK	tdкна	<86>			40	ns

<b>Remark</b> The values in the above specifications	are values for when clocks with a	1:1 duty ratio are input from X1.
--	-----------------------------------	-----------------------------------

# **Bus Hold (CLKOUT Synchronous)**



### **Basic Operation**

#### (1) Reset/external interrupt timing

#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)


Parameter	Symbol		Conditions		MIN.	MAX.	Unit
RESET low-level width	twrsL1	<87>	Reset	Reset in power-on status			μs
	twrsl2	<88>	Power	Power-on-reset when REGC = VDD			μs
			Note	tvr > 150 μs	10		μs
				tvr ≤ 150 <i>μ</i> s	40		μs
NMI high-level width	twnih	<89>	Analog	noise elimination	1		μs
NMI low-level width	twnil	<90>	Analog	noise elimination	1		μs
INTPn high-level width	twiтн	<91>	n = 0 to 6 (analog noise elimination)		600		ns
INTPn low-level width	twi⊤∟	<92>	n = 0 to	o 6 (analog noise elimination)	600		ns

**Note** Power-on-reset when REGC = 10  $\mu$ F

**Remarks 1.** tvR: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

## **Reset/Interrupt**



# <R> Timer Timing

#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
TI0n high-level width	tтюн	<93>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	2T <sub>smp0</sub> + 100 <sup>Note</sup>		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	2T <sub>smp0</sub> + 200 <sup>Note</sup>		ns
TI0n low-level width	t⊤ıo∟	<94>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	2T <sub>smp0</sub> + 100 <sup>Note</sup>		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	2T <sub>smp0</sub> + 200 <sup>Note</sup>		ns
TI5m high-level width	tті5н	<95>	$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	50		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	100		ns
TI5m low-level width	t⊤ı5L	<96>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	50		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	100		ns

Note T<sub>smp0</sub>: Timer 0 count clock cycle


However,  $T_{smp0} = f_{xx}/4$  when TIOn is used as an external event count input.

**Remarks 1.** n = 00, 01, 10, 11

m = 0, 1

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

#### **Timer Input Timing**



# **UART** Timing

## $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		$REGC = V_{DD} = 5 V \pm 10\%$		12	MHz
		REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V		6	MHz

# **CSI0** Timing

### (1) Master mode

### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	REGC = $V_{DD}$ = 4.0 to 5.5 V	200		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	400		ns
SCK0n high-/low-level width	tкн1, tк∟1	<100>		tkcy1/2-30		ns
SI0n setup time (to SCK0n)	tsik1	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	50		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = VDD = 4.0 to 5.5 V		30	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V		60	ns


#### **Remark** n = 0, 1

### (2) Slave mode

# (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	<b>t</b> ксү2	<99>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	200		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	400		ns
SCK0n high-/low-level width	tĸн₂, tĸ∟₂	<100>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	45		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	60		ns
Delay time from SCK0n to SO0n	tkso2	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		50	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V		100	ns

**Remark** n = 0, 1



# **CSIA** Timing

### (1) Master mode

### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)


Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
SCKA0 cycle time	tксүз	<104>	REGC = $V_{DD}$ = 4.0 to 5.5 V	500		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	1000		ns
SCKA0 high-/low-level width	tкнз, tк∟з	<105>		tксүз/2 — 30		ns
SIA0 setup time (to SCKA0↑)	tsiкз	<106>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	60		ns
SIA0 hold time (from $\overline{\text{SCKA0}}$ )	tksi3	<107>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	60		ns
Delay time from $\overline{\text{SCKA0}}\downarrow$ to SOA0	tкsoз	<108>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		30	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V		60	ns

### (2) Slave mode

### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKA0 cycle time	tkCY4	<104>	REGC = $V_{DD}$ = 4.0 to 5.5 V	840		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	1700		ns
SCKA0 high-/low-level width	tĸн4, tĸ∟4	<105>		tkcy4/2 - 30		ns
SIA0 setup time (to SCKA0↑)	tsik4	<106>	REGC = $V_{DD}$ = 4.0 to 5.5 V	50		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	100		ns
SIA0 hold time (from $\overline{\text{SCKA0}}$ )	tksi4	<107>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	tcv × 2 + 15 <sup>Note</sup>		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V	tcy × 2 + 30 <sup>Note</sup>		ns
Delay time from $\overline{\text{SCKA0}}\downarrow$ to SOA0	tĸso4	<108>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		tcv×2+30 <sup>Note</sup>	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 2.7 to 5.5 V		$t_{CY} \times 2 + 60^{Note}$	ns

Note tcy: fscka cycle



Pa	rameter	Sym	bol	Norma	al Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency		fclк		0	100	0	400	kHz
Bus free time		<b>t</b> BUF	<109>	4.7	-	1.3	_	μs
(Between start	and stop conditions)							
Hold time <sup>Note 1</sup>		thd:sta	<110>	4.0	-	0.6	-	μs
SCL0 clock low	-level width	<b>t</b> LOW	<111>	4.7	-	1.3	_	μs
SCL0 clock hig	h-level width	tніgн	<112>	4.0	-	0.6	-	μs
Setup time for s conditions	start/restart	tsu:sta	<113>	4.7	-	0.6	_	μs
Data hold time	CBUS compatible master	thd:dat	<114>	5.0	-	-	-	μs
	I <sup>2</sup> C mode			0 <sup>Note 2</sup>	-	0 <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup time	9	tsu:dat	<115>	250	-	100 <sup>Note 4</sup>	-	ns
SDA0 and SCL	0 signal rise time	tR	<116>	-	1000	20 + 0.1Cb <sup>Note 5</sup>	300	ns
SDA0 and SCL	0 signal fall time	t⊧	<117>	-	300	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Stop condition	setup time	tsu:sto	<118>	4.0	_	0.6	_	μs
Pulse width of s input filter	spike suppressed by	tsp	<119>	-	-	0	50	ns
Capacitance lo	ad of each bus line	Cb		-	400	-	400	pF


# I<sup>2</sup>C Bus Mode (Y Products (Products with On-Chip I<sup>2</sup>C) Only)

#### (TA = -40 to +85°C, VDD = EVDD = AVREF0 = 2.7 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.
- **3.** If the system does not extend the SCL0 signal low hold time (tLow), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l<sup>2</sup>C bus can be used in the normal-mode l<sup>2</sup>C bus system. In this case, set the high-speed mode l<sup>2</sup>C bus so that it meets the following conditions.
  - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT ≥ 250 ns
  - If the system extends the SCL0 signal's low state hold time:
    - Transmit the following data bit to the SDA0 line prior to the SCL0 line release ( $t_{Rmax.} + t_{SU:DAT} = 1000$
  - + 250 = 1250 ns: Normal mode  $I^2C$  bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)





Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Note 1</sup>	AINL	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$		±0.2	±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$		±0.3	±0.6	%FSR
Conversion time	tconv	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$	14		100	μs
		$2.7 \le AV_{\text{REF0}} \le 4.0 \text{ V}$	17		100	μs
Zero-scale error <sup>Note 1</sup>	Ezs	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \le AV_{\text{REF0}} \le 4.0 \text{ V}$			±0.6	%FSR
Full-scale error <sup>Note 1</sup>	Efs	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.4	%FSR
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±0.6	%FSR
Non-linearity error <sup>Note 2</sup>	ILE	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±2.5	LSB
		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±4.5	LSB
Differential linearity	DLE	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±1.5	LSB
error <sup>Note 2</sup>		$2.7 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±2.0	LSB
Analog input voltage	VIAN		0		AV <sub>REF0</sub>	V
AVREF0 current	<b>IA</b> REF0	When using A/D converter		1.0	2.0	mA
		When not using A/D converter <sup>Note 3</sup>		1.0	10	μA

# A/D Converter

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Notes 1. Excluding quantization error ( $\pm 0.05$  %FSR).

- 2. Excluding quantization error (±0.5 LSB).
- **3.** ADM.ADCS bit = 0, ADM.ADCS2 bit = 0

Remark LSB: Least Significant Bit FSR: Full Scale Range

#### **Flash Memory Programming Characteristics**

### $(T_A = 10 \text{ to } 40^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 2.7 \text{ to } 5.5 \text{ V}, V_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

#### (1) Basic characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Programming operation frequency			2		10	MHz
VPP supply voltage	V <sub>PP2</sub>	During flash memory programming	9.7	10.0	10.3	V
VDD supply current	loo	When $V_{PP} = V_{PP2}$ , fxx = 10 MHz, $V_{DD} = 5.5 V$			60	mA
VPP supply current	Ірр	When VPP = VPP2			100	mA
Step erase time	ter	Note 1	0.196	0.2	0.204	S
Overall erase time	tera	When step erase time = 0.2 s, Note 2			20	s/area
Writeback time	twв	Note 3	4.9	5.0	5.1	ms
Number of writebacks	Сwв	When writeback time = 1 ms, Note 4			100	Times
Number of erases/writebacks	CERWB				16	Times
Step write time	twr	Note 5	49	50	51	μs
Overall write time per word	twrw	When step write time = 50 $\mu$ s (1 word = 4 bytes), <b>Note 6</b>	49		510	<i>µs</i> /word
Number of rewrites per area	Cerwr	1 erase + 1 write after erase = 1 rewrite, Note 7		20		Count/area

Notes 1. The recommended setting value of the step erase time is 0.2 s.

- 2. The prewrite time prior to erasure and the erase verify time (writeback time) are not included.
- 3. The recommended setting value of the writeback time is 5.0 ms.
- **4.** Writeback is executed once by the issuance of the writeback command. Therefore, the retry count must be the maximum value minus the number of commands issued.
- 5. The recommended setting value of the step writing time is 50  $\mu$ s.
- 6. 100  $\mu$ s is added to the actual writing time per word. The internal verify time during and after the writing is not included.
- 7. When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".


Example (P: Write, E: Erase)

Shipped product  $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites Shipped product  $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$ : 3 rewrites

# (2) Serial write operation characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Setup time from $V_{DD} \hat{\uparrow}$ to $V_{PP} \hat{\uparrow}$	<b>t</b> dprsr		15			μs
Setup time from V_PP $\uparrow$ to $\overline{\text{RESET}} \uparrow$	<b>t</b> PSRRF		10			μs
Count start time from $\overline{\text{RESET}}\uparrow$ to $V_{\text{PPH}}$	<b>t</b> RFOF		2			μs
Count complete time	<b>t</b> COUNT				20	ms
VPP counter high-/low-level width	tcн/tc∟		8			μs
VPP pulse low-level input voltage	Vppl		0.8Vdd		1.2VDD	V
VPP pulse high-level input voltage	VPPH		9.7	10.0	10.3	V

# Flash Write Mode Setting Timing



# CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)

(A1) grade products are as follows.

μPD703208(A1), 703208Y(A1), 703209(A1), 703209Y(A1), 703210(A1), 703210Y(A1)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	EVDD	VDD = EVDD = AVREF0	–0.3 to +6.5	V
	AV <sub>REF0</sub>	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	Vss	Vss = EVss = AVss	–0.3 to +0.3	V
	AVss	Vss = EVss = AVss	-0.3 to +0.3	V
	EVss	Vss = EVss = AVss	–0.3 to +0.3	V
Input voltage	VII	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, RESET	–0.3 to EV <sub>DD</sub> + 0.3 <sup>Note</sup>	V
	Vı2	X1, X2, XT1, XT2	$-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
Analog input voltage	VIAN	P70 to P77	$-0.3$ to AV <sub>REF0</sub> + $0.3^{Note}$	V

Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Note Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	lo∟	Note	Per pin	16	mA
		P38, P39		24	mA
		P00 to P06, P30 to P35, P38, P39, P40 to P42	Total of all pins:	28	mA
		P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15	56 mA	28	mA
Output current, high	Іон	Note	Per pin	-8	mA
		P00 to P06, P30 to P35, P40 to P42	Total of all	-24	mA
		P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15	pins: –48 mA	-24	mA
Operating ambient temperature	TA			-40 to +110	°C
Storage temperature	Tstg			-65 to +150	°C

#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

**Note** P00 to P06, P30 to P35, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, Vcc, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
  - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

· · ·	,		7	-			
Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Input capacitance	Cı	fx = 1 MHz	P70 to P77			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P38, P39			20	pF

Capacitance (T<sub>A</sub> = 25°C, V<sub>DD</sub> = EV<sub>DD</sub> = AV<sub>REF0</sub> = V<sub>SS</sub> = EV<sub>SS</sub> = AV<sub>SS</sub> = 0 V)

Note P00 to P06, P30 to P35, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15

**Remark** fx: Main clock oscillation frequency

# PLL Characteristics (T<sub>A</sub> = -40 to +110°C, V<sub>DD</sub> = 3.5 to 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		5	MHz
Output frequency	fxx		8		20	MHz
Lock time	<b>t</b> PLL	After VDD reaches 3.5 V (MIN.)			200	μs


# **Operating Conditions**

### (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock	fclĸ	In PLL mode	REGC = $V_{DD}$ = 4.5 to 5.5 V	0.25		20	MHz
frequency			$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	0.25		16	MHz
			REGC = 10 μF, V <sub>DD</sub> = 4.0 to 5.5 V	0.25		16	MHz
			REGC = V <sub>DD</sub> = 3.5 to 5.5 V	0.25		12	MHz
		In clock-through mode	REGC = $V_{DD}$ = 3.5 to 5.5 V	0.0625		10	MHz
			REGC = 10 μF, V <sub>DD</sub> = 4.0 to 5.5 V	0.0625		10	MHz
		Operating with subclock	REGC = V <sub>DD</sub> = 3.5 to 5.5 V		32.768		kHz

**Remark** fx: Main clock oscillation frequency

## Internal System Clock Frequency vs. Supply Voltage



#### Main Clock Oscillator Characteristics

#### (1) Crystal resonator, ceramic resonator ( $T_A = -40$ to $+110^{\circ}$ C, $V_{DD} = 3.5$ to 5.5 V, $V_{SS} = 0$ V)

•		•	,	-	,		
Recommended Circuit	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation	In PLL mode	$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	2		5	MHz
	frequency (fx) <sup>Note 1</sup>		$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	2		4	MHz
X1 X2			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V	2		4	MHz
			$REGC = V_{DD} = 3.5 \text{ to } 5.5 \text{ V}$	2		2.5	MHz
	In clock- through mode	$REGC = V_{DD} = 3.5 \text{ to } 5.5 \text{ V}$	2		10	MHz	
		through mode	REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V	2		10	MHz
	stabilization rel	After reset is released	OSTS0 = 1		2 <sup>15</sup> /fx		S
		After STOP mo	de is released		Note 3		s

Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- 3. The value differs depending on the OSTS register settings.

### (2) External clock (T<sub>A</sub> = -40 to $+110^{\circ}$ C, REGC = V<sub>DD</sub> = 3.5 to 5.5 V, V<sub>SS</sub> = 0 V)

Recommended Circuit	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
	Input	In PLL mode	REGC = $V_{DD}$ = 4.5 to 5.5 V	2		5	MHz
	frequency		REGC = $V_{DD}$ = 4.0 to 5.5 V	2		4	MHz
	(fx) <sup>Note</sup>		REGC = $V_{DD}$ = 3.5 to 5.5 V	2		2.5	MHz
External clock		In clock-	REGC = V <sub>DD</sub> = 3.5 to 5.5 V	2		10	MHz
		through mode					

Note 7	The duty ratio	of the input waveform	must be within $50\% \pm 5\%$ .
--------	----------------	-----------------------	---------------------------------

Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.
- 3. When REGC = 10  $\mu$ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V<sub>DD</sub> in the following modes.
  - After reset (except during WDTRES1 and oscillation stabilization time)
  - In STOP mode
  - In Sub-IDLE mode

#### **Subclock Oscillator Characteristics**

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation frequency (fxT) <sup>Note 1</sup>		32	32.768	35	kHz
	Oscillation stabilization time <sup>Note 2</sup>			10		S

#### (1) Crystal resonator ( $T_A = -40$ to $+110^{\circ}$ C, $V_{DD} = 3.5$ to 5.5 V, $V_{SS} = 0$ V)

Notes 1. Indicates only oscillator characteristics.

2. Time required from when V<sub>DD</sub> reaches oscillation voltage range (3.5 V (MIN.)) to when the crystal resonator stabilizes.

(2) External clock (T<sub>A</sub> = -40 to +110°C, REGC = V<sub>DD</sub> = 3.5 to 5.5 V, V<sub>SS</sub> = 0 V)

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
XT1 XT2	Input frequency (fxT) <sup>Note</sup>	REGC = V <sub>DD</sub> = 3.5 to 5.5 V	32		35	kHz

**Note** The duty ratio of the input waveform must be within  $50\% \pm 5\%$ .

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.
- 3. When REGC = 10  $\mu$ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V
  - (TYP.)). However, the supply voltage to the oscillator is V<sub>DD</sub> in the following modes.
    - After reset (except during WDTRES1 and oscillation stabilization time)
    - In STOP mode
    - In Sub-IDLE mode

Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

#### (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V) (1/3)

Parameter	Symbol	Conditi	ions	MIN.	TYP.	MAX.	Unit
Output current, high	Іонт	Per pin for P00 to P06, P P42, P50 to P55, P90, P9 to P915, PCM0 to PCM3, PCT1, PCT4, PCT6, PDL	91, P96 to P99, P913 PCS0, PCS1, PCT0,			-4.0	mA
		Total of P00 to P06,	EV <sub>DD</sub> = 4.0 to 5.5 V			-24	mA
		P30 to P35, P40 to P42	EV <sub>DD</sub> = 3.5 to 5.5 V			-12	mA
		Total of P50 to P55,	EV <sub>DD</sub> = 4.0 to 5.5 V			-24	mA
Output current, low		P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15	EV <sub>DD</sub> = 3.5 to 5.5 V			-12	mA
Output current, low	lol1	Per pin for P00 to P06, P P42, P50 to P55, P90, P9 to P915, PCM0 to PCM3, PCT1, PCT4, PCT6, PDL			8	mA	
		Per pin for P38, P39	EV <sub>DD</sub> = 4.0 to 5.5 V			12	mA
			EV <sub>DD</sub> = 3.5 to 5.5 V			6.4	mA
		Total of P00 to P06, P30	to P35, P40 to P42			24	mA
		Total of P38, P39, P50 to to P99, P913 to P915, PC PCS1, PCT0, PCT1, PCT PDL15	CM0 to PCM3, PCS0,			24	mA
Input voltage, high	VIH1	Note 1		0.7EV <sub>DD</sub>		EVDD	V
	VIH2	Note 2		0.8EVDD		EVDD	V
	Vінз	P70 to P77		0.7AVREFO		AV <sub>REF0</sub>	V
	VIH4 <sup>Note 3</sup>	X1, X2, XT1, XT2				Vdd	V
Input voltage, low	VIL1	Note 1		EVss		0.3EVDD	V
	VIL2	Note 2		EVss		0.2EVDD	V
	VIL3	P70 to P77		AVss		0.3AVREFO	V
	VIL4 <sup>Note 3</sup>	X1, X2, XT1, XT2		Vss		0.4	V

Notes 1. P00, P01, P30, P41, P98, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins.

**2.** RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P90, P91, P96, P97, P99, P913 to P915 and their alternate-function pins.

**3.** When the external clock is used.

#### (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V) (2/3)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V <sub>OH1</sub>	Note 1	Іон = -1.6 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	EV <sub>DD</sub> - 1.0		EVDD	V
		Note 2	Іон = -0.08 mA, EVpd = 3.5 to 5.5 V	EV <sub>DD</sub> - 0.5		EVDD	V
Output voltage, low	Vol1	Note 3	IoL = 1.6 mA <sup>Note 4</sup>	0		0.8	V
	Vol2	P38, P39	Io∟ = 12 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	0		2.0	V
			Io∟ = 6.4 mA, EV <sub>DD</sub> = 3.5 to 5.5 V	0		1.0	V
Input leakage current, high	Іцн	$V_{\text{IN}} = V_{\text{DD}}$				10.0	μA
Input leakage current, low	Ilil	VIN = 0 V				-10.0	μA
Output leakage current, high	Ігон	Vo = VDD				10.0	μA
Output leakage current, low	Ilol	Vo = 0 V				-10.0	μA
Pull-up resistor	R∟	VIN = 0 V		10	30	120	kΩ

Notes 1. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: I<sub>OH</sub> = -24 mA, total of P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins: I<sub>OH</sub> = -24 mA.

2. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: IoH = −12 mA, total of P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins: IoH = −12 mA.

- 3. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: lo⊥ = 24 mA, total of P38, P39, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins: lo⊥ = 24 mA.
- 4. Refer to IoL1 for IoL of P38 and P39.

### (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V) (3/3)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current <sup>№™®</sup>	IDD1	Normal operation All peripheral	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		30	47	mA
		functions operating	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 $\mu$ F V <sub>DD</sub> = 5 V ±10%		18	32	mA
	IDD2	HALT mode All peripheral functions	fxx = 20 MHz (fx = 5 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		17	27	mA
		operating	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 $\mu$ F V <sub>DD</sub> = 5 V ±10%		10	20	mA
	IDD3	IDLE mode Watch timer operating	$f_x = 5 \text{ MHz}$ (when PLL mode off) REGC = V <sub>DD</sub> = 5 V ±10%		900	3300	μA
			fx = 4 MHz (when PLL mode off) REGC = 10 $\mu$ F V <sub>DD</sub> = 5 V ±10%		600	2300	μA
	IDD4	Subclock operating mode	fxr = 32.768 kHz Main clock stopped		70	1460	μA
	IDD5	Subclock IDLE mode	fxr = 32.768 kHz Main clock stopped, watch timer operating		15	1360	μA
	IDD6	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	1330	μA

Note Total current of VDD and EVDD (all ports stopped). AVREFO is not included.

Remark fxx: Main clock frequency


- fx: Main clock oscillation frequency
- fxT: Subclock frequency

## **Data Retention Characteristics**


# STOP Mode ( $T_A = -40$ to +110°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	V
STOP release signal input time	<b>t</b> DREL		0			μs


Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




#### AC Test Input Measurement Points (VDD, AVREFO, EVDD)



#### **AC Test Output Measurement Points**



# Load Conditions




# CLKOUT Output Timing

# $(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, V_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_{L} = 50 \text{ pF})$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Output cycle	tсүк	<1>		50 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 18		ns
			V <sub>DD</sub> = 3.5 to 5.5 V	tсүк/2 – 26		ns
Low-level width	twĸ∟	<3>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 18		ns
			V <sub>DD</sub> = 3.5 to 5.5 V	tсүк/2 – 26		ns
Rise time	tкв	<4>	V <sub>DD</sub> = 4.0 to 5.5 V		18	ns
			V <sub>DD</sub> = 3.5 to 5.5 V		26	ns
Fall time	tкғ	<5>	V <sub>DD</sub> = 4.0 to 5.5 V		18	ns
			V <sub>DD</sub> = 3.5 to 5.5 V		26	ns

# **Clock Timing**



### **Basic Operation**

#### (1) Reset/external interrupt timing

#### (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)


Parameter	Sym	bol	ol Conditions		MIN.	MAX.	Unit
RESET low-level width	twrsl1	<87>	Reset	Reset in power-on status			μs
	twrsl2	<88>	Power	Power-on-reset when REGC = VDD			μs
			Note	tv <sub>R</sub> > 150 μs	10		μs
				tvr ≤ 150 <i>μ</i> s	45		μs
NMI high-level width	twniн	<89>	Analog	g noise elimination	1		μs
NMI low-level width	twni∟	<90>	Analog	g noise elimination	1		μs
INTPn high-level width	twiтн	<91>	n = 0 to 6 (analog noise elimination)		600		ns
INTPn low-level width	twı⊤∟	<92>	n = 0 t	to 6 (analog noise elimination)	600		ns

**Note** Power-on-reset when REGC = 10  $\mu$ F

Remarks 1. tvR: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

#### **Reset/Interrupt**



$TA = -40 10 + 110^{\circ}C, V$			0 = 3.5  to  5.5  v,  vss = Evss = Avss	= 0 v, CL = 50 pF)		r
Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
TI0n high-level width	n-level width tтюн <93>		$REGC = V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	2T <sub>smp0</sub> + 100 <sup>Note</sup>		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	2T <sub>smp0</sub> + 200 <sup>Note</sup>		ns
TI0n low-level width	t⊤ıo∟	<94>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	2T <sub>smp0</sub> + 100 <sup>Note</sup>		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	2T <sub>smp0</sub> + 200 <sup>Note</sup>		ns
TI5m high-level width	tтısн	<95>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	50		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	100		ns
TI5m low-level width	t⊤ıs∟	<96>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	50		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	100		ns

### Timer Timing (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Note T<sub>smp0</sub>: Timer 0 count clock cycle


However,  $T_{smp0} = f_{xx}/4$  when TIOn is used as an external event count input.

**Remarks 1.** n = 00, 01, 10, 11

m = 0, 1

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

#### **Timer Input Timing**



### **UART** Timing

#### (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		$REGC = V_{DD} = 5 V \pm 10\%$		12	MHz
		REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V		6	MHz

### CSI0 Timing

### (1) Master mode

### (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkCY1	<99>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	200		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	400		ns
SCK0n high-/low-level width	tĸнı, tĸ∟ı	<100>		tксү1/2-30		ns
SI0n setup time (to SCK0n)	tsik1	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	33		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	58		ns
SI0n hold time (from SCK0n)	tksi1	<102>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		30	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V		60	ns


**Remark** n = 0, 1

#### (2) Slave mode

### (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tксү2	<99>	REGC = VDD = 4.0 to 5.5 V	200		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	400		ns
SCK0n high-/low-level width	tкн2, tкL2	<100>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	45		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	60		ns
Delay time from SCK0n to SO0n	tĸso2	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		50	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V		100	ns

**Remark** n = 0, 1



### **CSIA** Timing

### (1) Master mode

### (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)


Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
SCKA0 cycle time	tксүз	<104>	REGC = $V_{DD}$ = 4.0 to 5.5 V	500		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	1000		ns
SCKA0 high-/low-level width	tкнз, tк∟з	<105>		tксүз/2 — 30		ns
SIA0 setup time (to SCKA0↑)	tsiкз	<106>	REGC = $V_{DD}$ = 4.0 to 5.5 V	39		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	68		ns
SIA0 hold time (from $\overline{\text{SCKA0}}$ )	tksi3	<107>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	60		ns
Delay time from $\overline{\text{SCKA0}}\downarrow$ to SOA0	tкsoз	<108>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		30	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V		60	ns

#### (2) Slave mode

### (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
SCKA0 cycle time	tkCY4	<104>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	840		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	1700		ns
SCKA0 high-/low-level width	tkh4, tkl4	<105>		tkcy4/2-30		ns
SIA0 setup time (to SCKA0↑)	tsik4	<106>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	50		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	100		ns
SIA0 hold time (from SCKA0↑)	tksi4	<107>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	tcv×2 + 15		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	tcr×2+30		ns
Delay time from $\overline{\text{SCKA0}}\downarrow$ to SOA0	tkso4	<108>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		tcv×2+30 <sup>Note</sup>	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V		$t_{CY} \times 2 + 60^{Note}$	ns

Note tcy: fscka cycle



Pa	rameter	Sym	bol	Norma	I Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock free	quency	fclĸ		0	100	0	400	kHz
Bus free time (Between start and stop conditions)		tbur	<109>	4.7	_	1.3	-	μs
Hold time <sup>Note 1</sup>		thd:sta	<110>	4.0	-	0.6	-	μs
SCL0 clock low	-level width	tLOW	<111>	4.7	-	1.3	-	μs
SCL0 clock high-level width		tніgн	<112>	4.0	-	0.6	-	μs
Setup time for start/restart conditions		tsu:sta	<113>	4.7	-	0.6	-	μs
Data hold time	CBUS compatible master	thd:dat	<114>	5.0	-	-	_	μs
	l <sup>2</sup> C mode			0 <sup>Note 2</sup>	_	0 <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup time	9	tsu:dat	<115>	250	-	100 <sup>Note 4</sup>	-	ns
SDA0 and SCL	0 signal rise time	tĸ	<116>	-	1000	20 + 0.1Cb <sup>Note 5</sup>	300	ns
SDA0 and SCL	0 signal fall time	t⊧	<117>	-	300	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Stop condition	setup time	tsu:sto	<118>	4.0	-	0.6	_	μs
Pulse width of spike suppressed by input filter		tsp	<119>	-	-	0	50	ns
Capacitance loa	ad of each bus line	Cb		_	400	_	400	pF


### I<sup>2</sup>C Bus Mode (Y Products (Products with On-Chip I<sup>2</sup>C) Only)

### (TA = -40 to +110°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.
- **3.** If the system does not extend the SCL0 signal low hold time (tLow), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l<sup>2</sup>C bus can be used in the normal-mode l<sup>2</sup>C bus system. In this case, set the high-speed mode l<sup>2</sup>C bus so that it meets the following conditions.
  - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT  $\geq 250~\text{ns}$
  - If the system extends the SCL0 signal's low state hold time: Transmit the following data bit to the SDA0 line prior to the SCL0 line release (tRmax. + tsu:DAT = 1000 + 250 = 1250 ns: Normal mode l<sup>2</sup>C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)





#### Parameter Symbol Conditions MIN. TYP. MAX. Unit Resolution 10 10 10 bit Overall error<sup>Note 1</sup> AINL $4.0 \le AV_{\text{REF0}} \le 5.5 \text{ V}$ ±0.2 ±0.6 %FSR $3.5 \leq AV_{\text{REF0}} \leq 4.0 \ V$ ±0.3 ±0.8 %FSR Conversion time $4.0 \le AV_{\text{REF0}} \le 5.5 \text{ V}$ 14 60 **t**CONV μs $3.5 \leq AV_{\text{REF0}} \leq 4.0 \ V$ 17 60 μs Zero-scale error<sup>Note 1</sup> Ezs $4.0 \le AV_{\text{REF0}} \le 5.5 \text{ V}$ ±0.6 %FSR $3.5 \le AV_{\text{REF0}} \le 4.0 \text{ V}$ ±0.8 %FSR Full-scale error<sup>Note 1</sup> Efs $4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$ %FSR ±0.6 $3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$ %FSR ±0.8 Non-linearity error<sup>Note 2</sup> ILE LSB $4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$ ±4.5 $3.5 \leq AV_{\text{REF0}} \leq 4.0 \ V$ ±6.5 LSB LSB Differential linearity DLE $4.0 \le AV_{\text{REF0}} \le 5.5 \text{ V}$ ±2.0 error<sup>Note 2</sup> $3.5 \le AV_{\text{REF0}} \le 4.0 \text{ V}$ LSB ±2.5 Analog input voltage VIAN 0 **AV**REF0 ٧ **IA**REF0 When using A/D converter AVREF0 current 1.0 2.0 mA When not using A/D converter<sup>Note 3</sup> 1.0 10 μA

#### A/D Converter

### $(T_A = -40 \text{ to } +110^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, V_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

**Notes 1.** Excluding quantization error (±0.05 %FSR).

- **2.** Excluding quantization error ( $\pm 0.5$  LSB).
- 3. ADM.ADCS bit = 0, ADM.ADCS2 bit = 0
- Remark LSB: Least Significant Bit FSR: Full Scale Range

### CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)

(A2) grade products are as follows.

μPD703208(A2), 703208Y(A2), 703209(A2), 703209Y(A2), 703210(A2), 703210Y(A2)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD	VDD = EVDD = AVREF0	-0.3 to +6.5	V
	EVDD	VDD = EVDD = AVREF0	–0.3 to +6.5	V
	AV <sub>REF0</sub>	VDD = EVDD = AVREF0	–0.3 to +6.5	V
	Vss	Vss = EVss = AVss	–0.3 to +0.3	V
	AVss	Vss = EVss = AVss	-0.3 to +0.3	V
	EVss	Vss = EVss = AVss	–0.3 to +0.3	V
Input voltage	VI1	P00 to P06, P30 to P35, P38, P39, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15, RESET	-0.3 to EV <sub>DD</sub> + 0.3 <sup>Note</sup>	V
	Vı2	X1, X2, XT1, XT2	$-0.3$ to V <sub>DD</sub> + $0.3^{Note}$	V
Analog input voltage	VIAN	P70 to P77	$-0.3$ to AV <sub>REF0</sub> + $0.3^{Note}$	V

Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Note Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

Parameter	Symbol	Conditions		Ratings	Unit
Output current, low	lol	Note	Per pin	14	mA
		P38, P39		21	mA
		P00 to P06, P30 to P35, P38, P39, P40 to P42	Total of all pins:	24.5	mA
		P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15	49 mA	24.5	mA
Output current, high	Іон	Note	Per pin	-7	mA
		P00 to P06, P30 to P35, P40 to P42	Total of all	-21	mA
		P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15	pins: –42 mA	-21	mA
Operating ambient temperature	TA			-40 to +125	°C
Storage temperature	Tstg			-65 to +150	°C

#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

**Note** P00 to P06, P30 to P35, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15

- Cautions 1. Do not directly connect the output (or I/O) pins of IC products to each other, or to VDD, Vcc, and GND. Open-drain pins or open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
  - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Input capacitance	Cı	fx = 1 MHz	P70 to P77			15	pF
I/O capacitance	Сю	Unmeasured pins	Note			15	pF
		returned to 0 V	P38, P39			20	pF

Capacitance  $(T_A = 25^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = V_{SS} = EV_{SS} = AV_{SS} = 0 V)$ 

Note P00 to P06, P30 to P35, P40 to P42, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15

**Remark** fx: Main clock oscillation frequency

### PLL Characteristics (T<sub>A</sub> = -40 to +125°C, V<sub>DD</sub> = 3.5 to 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input frequency	fx		2		4	MHz
Output frequency	fxx		8		16	MHz
Lock time	<b>t</b> PLL	After VDD reaches 3.5 V (MIN.)			200	μs


### **Operating Conditions**

#### (TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Internal system clock	fclĸ	In PLL mode	REGC = $V_{DD}$ = 4.5 to 5.5 V	0.25		16	MHz
frequency		REGC = V <sub>DD</sub> = 4.0 to 5.5 V	0.25		16	MHz	
		REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V	0.25		16	MHz	
			REGC = V <sub>DD</sub> = 3.5 to 5.5 V	0.25		12	MHz
		In clock-through mode	REGC = V <sub>DD</sub> = 3.5 to 5.5 V	0.0625		10	MHz
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V	0.0625		10	MHz
		Operating with subclock	REGC = V <sub>DD</sub> = 3.5 to 5.5 V		32.768		kHz

Remark fx: Main clock oscillation frequency

### Internal System Clock Frequency vs. Supply Voltage



#### Main Clock Oscillator Characteristics

#### (1) Crystal resonator, ceramic resonator (T<sub>A</sub> = -40 to +125°C, V<sub>DD</sub> = 3.5 to 5.5 V, V<sub>SS</sub> = 0 V)

•		•	,	,	,		
Recommended Circuit	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation	In PLL mode	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	2		5	MHz
	In cloc		$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	2		4	MHz
x1 x2			REGC = 10 μF, V <sub>DD</sub> = 4.0 to 5.5 V	2		4	MHz
			REGC = $V_{DD}$ = 3.5 to 5.5 V	2		2.5	MHz
		In clock- through mode	REGC = $V_{DD}$ = 3.5 to 5.5 V	2		10	MHz
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V	2		10	MHz
	Oscillation stabilization	After reset is released	OSTS0 = 1		2 <sup>15</sup> /fx		s
	time <sup>Note 2</sup>	After STOP mo	de is released		Note 3		s

Notes 1. Indicates only oscillator characteristics.

- 2. Time required to stabilize the resonator after reset or STOP mode is released.
- 3. The value differs depending on the OSTS register settings.

#### (2) External clock (TA = -40 to $+125^{\circ}$ C, REGC = VDD = 3.5 to 5.5 V, Vss = 0 V)

Recommended Circuit	Parameter		Conditions	MIN.	TYP.	MAX.	Unit
	Input	In PLL mode	REGC = $V_{DD}$ = 4.5 to 5.5 V	2		5	MHz
	frequency		REGC = $V_{DD}$ = 4.0 to 5.5 V	2		4	MHz
	(fx) <sup>Note</sup>		REGC = $V_{DD}$ = 3.5 to 5.5 V	2		2.5	MHz
External clock		In clock-	REGC = V <sub>DD</sub> = 3.5 to 5.5 V	2		10	MHz
		through mode					

<b>Note</b> The duty ratio of the input waveform must be	e within 50% ±5%.
--	-------------------

Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.
- 3. When REGC = 10  $\mu$ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V (TYP.)). However, the supply voltage to the oscillator is V<sub>DD</sub> in the following modes.
  - After reset (except during WDTRES1 and oscillation stabilization time)
  - In STOP mode
  - In Sub-IDLE mode

#### **Subclock Oscillator Characteristics**

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
	Oscillation frequency (fxT) <sup>Note 1</sup>		32	32.768	35	kHz
	Oscillation stabilization time <sup>Note 2</sup>			10		S

#### (1) Crystal resonator ( $T_A = -40$ to $+125^{\circ}C$ , $V_{DD} = 3.5$ to 5.5 V, $V_{SS} = 0$ V)

Notes 1. Indicates only oscillator characteristics.

**2.** Time required from when V<sub>DD</sub> reaches oscillation voltage range (3.5 V (MIN.)) to when the crystal resonator stabilizes.

(2) External clock (T<sub>A</sub> = -40 to +125°C, REGC = V<sub>DD</sub> = 3.5 to 5.5 V, V<sub>SS</sub> = 0 V)

Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
XT1 XT2	Input frequency (fxT) <sup>Note</sup>	REGC = V <sub>DD</sub> = 3.5 to 5.5 V	32		35	kHz

**Note** The duty ratio of the input waveform must be within  $50\% \pm 5\%$ .

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. The subclock oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the main clock oscillator. Particular care is therefore required with the wiring method when the subclock is used.
- 3. When REGC = 10  $\mu$ F, the supply voltage to the oscillator is the on-chip regulator output (3.6 V
  - (TYP.)). However, the supply voltage to the oscillator is V<sub>DD</sub> in the following modes.
    - After reset (except during WDTRES1 and oscillation stabilization time)
    - In STOP mode
    - In Sub-IDLE mode

Cautions 1. When using the subclock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

### **DC Characteristics**

#### (TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V) (1/3)

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Output current, high	Іон1	P42, P50 to P55, P90, P91 to P915, PCM0 to PCM3, F	oin for P00 to P06, P30 to P35, P40 to P50 to P55, P90, P91, P96 to P99, P913 P15, PCM0 to PCM3, PCS0, PCS1, PCT0, 1, PCT4, PCT6, PDL0 to PDL15			-3.5	mA
		Total of P00 to P06, P30	$EV_{DD} = 4.0$ to 5.5 V			-21	mA
		to P35, P40 to P42	$EV_{DD} = 3.5$ to 5.5 V			-10.5	mA
		Total of P50 to P55, P90,	$EV_{DD} = 4.0$ to 5.5 V			-21	mA
		P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15	EV <sub>DD</sub> = 3.5 to 5.5 V			-10.5	mA
Output current, low Ic	lol1	Per pin for P00 to P06, P30 P42, P50 to P55, P90, P91 to P915, PCM0 to PCM3, F PCT1, PCT4, PCT6, PDL0			7	mA	
			EV <sub>DD</sub> = 4.0 to 5.5 V			10.5	mA
			EV <sub>DD</sub> = 3.5 to 5.5 V			5.6	mA
		Total of P00 to P06, P30 to	Total of P00 to P06, P30 to P35, P40 to P42			21	mA
		Total of P38, P39, P50 to F to P99, P913 to P915, PCN PCS1, PCT0, PCT1, PCT4 PDL15	I0 to PCM3, PCS0,			21	mA
Input voltage, high	V <sub>IH1</sub>	Note 1		0.7EVDD		EVDD	V
	VIH2	Note 2		0.8EVDD		EVDD	V
	Vінз	P70 to P77		0.7AVREF0		AV <sub>REF0</sub>	V
	VIH4 <sup>Note 3</sup>	X1, X2, XT1, XT2	X1, X2, XT1, XT2			VDD	V
Input voltage, low	VIL1	Note 1		EVss		0.3EVDD	V
	VIL2	Note 2		EVss		0.2EVDD	V
	VIL3	P70 to P77		AVss		0.3AVREF0	V
	VIL4 <sup>Note 3</sup>	X1, X2, XT1, XT2		Vss		0.4	V

Notes 1. P00, P01, P30, P41, P98, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins.

**2.** RESET, P02 to P06, P31 to P35, P38, P39, P40, P42, P50 to P55, P90, P91, P96, P97, P99, P913 to P915 and their alternate-function pins.

**3.** When the external clock is used.

### **DC Characteristics**

#### (TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V) (2/3)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V <sub>OH1</sub>	Note 1	Іон = -1.4 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	EV <sub>DD</sub> - 1.0		EVDD	V
		Note 2	Іон = -0.07 mA, EVpd = 3.5 to 5.5 V	EV <sub>DD</sub> - 0.5		EVDD	V
Output voltage, low	V <sub>OL1</sub>	Note 3	$I_{OL} = 1.4 \text{ mA}^{Note 4}$	0		0.8	V
	Vol2	P38, P39	lo∟ = 10.5 mA, EV <sub>DD</sub> = 4.0 to 5.5 V	0		2.0	V
			lo∟ = 5.6 mA, EV <sub>DD</sub> = 3.5 to 5.5 V	0		1.0	V
Input leakage current, high	Іцн	$V_{\text{IN}} = V_{\text{DD}}$				10.0	μA
Input leakage current, low	Ilil	Vin = 0 V				-10.0	μA
Output leakage current, high	Ігон	Vo = Vdd				10.0	μA
Output leakage current, low	ILOL	Vo = 0 V				-10.0	μA
Pull-up resistor	R∟	VIN = 0 V		10	30	120	kΩ

Notes 1. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: IoH = -21 mA, total of P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins: IoH = -21 mA.

2. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: IoH = −10.5 mA, total of P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins: IoH = −10.5 mA.

3. Total of P00 to P06, P30 to P35, P40 to P42 and their alternate-function pins: lo<sub>L</sub> = 21 mA, total of P38, P39, P50 to P55, P90, P91, P96 to P99, P913 to P915, PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1, PCT4, PCT6, PDL0 to PDL15 and their alternate-function pins: lo<sub>L</sub> = 21 mA.

4. Refer to IOL1 for IOL of P38 and P39.

### **DC Characteristics**

#### (TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V) (3/3)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current <sup>№te</sup>	IDD1	Normal operation All peripheral	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		30	43	mA
		functions operating	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 $\mu$ F V <sub>DD</sub> = 5 V ±10%		18	33	mA
	IDD2	HALT mode All peripheral functions	fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = V <sub>DD</sub> = 5 V ±10%		17	26	mA
			fxx = 16 MHz (fx = 4 MHz) (in PLL mode) REGC = 10 $\mu$ F V <sub>DD</sub> = 5 V ±10%		10	21	mA
	Idd3	IDLE mode Watch timer operating	$f_x = 4 \text{ MHz}$ (when PLL mode off) REGC = V <sub>DD</sub> = 5 V ±10%		900	3700	μA
			fx = 4 MHz (when PLL mode off) REGC = 10 $\mu$ F V <sub>DD</sub> = 5 V ±10%		600	2900	μA
	IDD4	Subclock operating mode	fxr = 32.768 kHz Main clock stopped		70	2060	μA
	IDD5	Subclock IDLE mode	f <sub>XT</sub> = 32.768 kHz Main clock stopped, watch timer operating		15	1960	μA
	IDD6	STOP mode	Subclock stopped (XT1 = Vss, when PSMR.XTSTP bit = 1)		0.1	1930	μA

Note Total current of VDD and EVDD (all ports stopped). AVREFO is not included.

Remark fxx: Main clock frequency


- fx: Main clock oscillation frequency
- fxT: Subclock frequency

#### **Data Retention Characteristics**

### STOP Mode ( $T_A = -40$ to $+125^{\circ}C$ )


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode	2.0		5.5	V
STOP release signal input time	<b>t</b> DREL		0			μs

Caution Shifting to STOP mode and restoring from STOP mode must be performed within the rated operating range.




### **AC Characteristics**


#### AC Test Input Measurement Points (VDD, AVREFO, EVDD)



#### **AC Test Output Measurement Points**



### Load Conditions




## CLKOUT Output Timing

### $(T_A = -40 \text{ to } +125^{\circ}\text{C}, V_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, V_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, C_L = 50 \text{ pF})$

Parameter	Symb	ol	Conditions	MIN.	MAX.	Unit
Output cycle	tсүк	<1>		62.5 ns	30.6 <i>µ</i> s	
High-level width	twкн	<2>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 18		ns
			V <sub>DD</sub> = 3.5 to 5.5 V	tсук/2 – 26		ns
Low-level width	twĸ∟	<3>	V <sub>DD</sub> = 4.0 to 5.5 V	tсүк/2 – 18		ns
			V <sub>DD</sub> = 3.5 to 5.5 V	tсук/2 – 26		ns
Rise time	tкв	<4>	V <sub>DD</sub> = 4.0 to 5.5 V		18	ns
			V <sub>DD</sub> = 3.5 to 5.5 V		26	ns
Fall time	tкғ	<5>	V <sub>DD</sub> = 4.0 to 5.5 V		18	ns
			VDD = 3.5 to 5.5 V		26	ns

### **Clock Timing**



### **Basic Operation**

#### (1) Reset/external interrupt timing

#### (TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)


Parameter	Syn	nbol	Conditions		MIN.	MAX.	Unit
RESET low-level width	twrsL1	<87>	<87>         Reset in power-on status           <88>         Power-on-reset when REGC = VDD		2		μs
	twrsl2	<88>			2		μs
			Note	tvr > 150 μs	10		μs
				tvr ≤ 150 <i>μ</i> s	45		μs
NMI high-level width	twnih	<89>	Analo	g noise elimination	1		μs
NMI low-level width	twni∟	<90>	Analog	g noise elimination	1		μs
INTPn high-level width	twiтн	<91>	n = 0 t	n = 0 to 6 (analog noise elimination)			ns
INTPn low-level width	twi⊤∟	<92>	n = 0 1	to 6 (analog noise elimination)	600		ns

**Note** Power-on-reset when REGC = 10  $\mu$ F

Remarks 1. tvR: Time required for VDD to reach 0 V to 4.0 V (= operation lower-limit voltage)

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

#### **Reset/Interrupt**



Timer Timing
$(T_A = -40 \text{ to } + 125^{\circ}\text{C}, \text{ V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{CL} = 50 \text{ pF})$

Parameter	Syr	nbol	Conditions MIN.		MAX.	Unit
TI0n high-level width	tтюн	<93>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	2T <sub>smp0</sub> + 100 <sup>Note</sup>		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	2T <sub>smp0</sub> + 200 <sup>Note</sup>		ns
TI0n low-level width	t⊤ıo∟	<94>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	2T <sub>smp0</sub> + 100 <sup>Note</sup>		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	$2T_{smp0} + 200^{Note}$		ns
TI5m high-level width	tтısн	<95>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	50		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	100		ns
TI5m low-level width	<b>t</b> ⊤i5L	<96>	REGC = V <sub>DD</sub> = 4.5 to 5.5 V	50		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	100		ns

Note Tsmp0: Timer 0 count clock cycle


However,  $T_{smp0} = fxx/4$  when TIOn is used as an external event count input.

**Remarks 1.** n = 00, 01, 10, 11

m = 0, 1

**2.** The above specification shows the pulse width that is accurately detected as a valid edge. If a pulse narrower than the above specification is input, therefore, it may also be detected as a valid edge.

#### **Timer Input Timing**



### **UART** Timing

### (TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transmit rate				312.5	kbps
ASCK0 frequency		$REGC = V_{DD} = 5 V \pm 10\%$		12	MHz
		REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V		6	MHz

### CSI0 Timing

### (1) Master mode

### (TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Sym	bol	Conditions	MIN.	MAX.	Unit
SCK0n cycle time	tkcy1	<99>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	200		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	400		ns
SCK0n high-/low-level width	tĸнı, tĸ∟ı	<100>		tkcy1/2-30		ns
SI0n setup time (to SCK0n)	tsik1	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	33		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	58		ns
SI0n hold time (from SCK0n)	tksii	<102>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	50		ns
Delay time from SCK0n to SO0n	tkso1	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		30	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V		60	ns


**Remark** n = 0, 1

#### (2) Slave mode

### (TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
SCK0n cycle time	<b>t</b> ксү2	<99>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	200		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	400		ns
SCK0n high-/low-level width	tkH2, tkL2	<100>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	45		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	90		ns
SI0n setup time (to SCK0n)	tsik2	<101>	$REGC = V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	60		ns
SI0n hold time (from SCK0n)	tksi2	<102>	$REGC = V_{DD} = 4.0$ to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	60		ns
Delay time from SCK0n to SO0n	tĸso2	<103>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		50	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V		100	ns

**Remark** n = 0, 1



### **CSIA** Timing

### (1) Master mode

### (TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
SCKA0 cycle time	tксүз	<104>	REGC = $V_{DD}$ = 4.0 to 5.5 V	500		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	1000		ns
SCKA0 high-/low-level width	tкнз, tк∟з	<105>		tксүз/2 – 30		ns
SIA0 setup time (to SCKA0↑)	tsiкз	<106>	REGC = $V_{DD}$ = 4.0 to 5.5 V	39		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	68		ns
SIA0 hold time (from $\overline{\text{SCKA0}}$ )	tหรเง	<107>	REGC = $V_{DD}$ = 4.0 to 5.5 V	30		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	60		ns
Delay time from $\overline{\text{SCKA0}}\downarrow$ to SOA0	tкsoз	<108>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		30	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V		60	ns

### (2) Slave mode

### (TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
SCKA0 cycle time	<b>t</b> ксү4	<104>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	840		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	1700		ns
SCKA0 high-/low-level width	tĸн4, tĸ∟4	<105>		tkcy4/2 - 30		ns
SIA0 setup time (to SCKA0↑)	tsik4	<106>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	50		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	100		ns
SIA0 hold time (from $\overline{\text{SCKA0}}$ )	tksi4	<107>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V	tcv×2 + 15		ns
			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V	tcr×2+30		ns
Delay time from $\overline{\text{SCKA0}}\downarrow$ to SOA0	tkso4	<108>	REGC = V <sub>DD</sub> = 4.0 to 5.5 V		tcr×2+30 <sup>Note</sup>	ns
output			REGC = 10 $\mu$ F, V <sub>DD</sub> = 4.0 to 5.5 V, REGC = V <sub>DD</sub> = 3.5 to 5.5 V		$t_{CY} \times 2 + 60^{Note}$	ns

Note tcy: fscka cycle



Parameter		Symbol		Norma	Normal Mode		High-Speed Mode	
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock free	quency	fclĸ		0	100	0	400	kHz
Bus free time		t <sub>BUF</sub>	<109>	4.7	-	1.3	_	μs
(Between start	and stop conditions)							
Hold time <sup>Note 1</sup>		thd:sta	<110>	4.0	-	0.6	_	μs
SCL0 clock low	-level width	tLOW	<111>	4.7	-	1.3	-	μs
SCL0 clock hig	h-level width	tніgн	<112>	4.0	-	0.6	-	μs
Setup time for s conditions	start/restart	tsu:sta	<113>	4.7	_	0.6	-	μs
Data hold time	CBUS compatible master	thd:dat	<114>	5.0	-	-	-	μs
	I <sup>2</sup> C mode			0 <sup>Note 2</sup>	-	0 <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup time	9	tsu:dat	<115>	250	-	100 <sup>Note 4</sup>	-	ns
SDA0 and SCL	0 signal rise time	tR	<116>	-	1000	20 + 0.1Cb <sup>Note 5</sup>	300	ns
SDA0 and SCL	0 signal fall time	t⊧	<117>	-	300	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Stop condition setup time		tsu:sto	<118>	4.0	_	0.6	_	μs
Pulse width of spike suppressed by input filter		tsp	<119>	_	_	0	50	ns
Capacitance loa	ad of each bus line	Cb		-	400	_	400	pF


### I<sup>2</sup>C Bus Mode (Y Products (Products with On-Chip I<sup>2</sup>C) Only)

#### (TA = -40 to +125°C, VDD = EVDD = AVREF0 = 3.5 to 5.5 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.
- **3.** If the system does not extend the SCL0 signal low hold time (tLow), only the maximum data hold time (tHD:DAT) needs to be satisfied.
- **4.** The high-speed mode l<sup>2</sup>C bus can be used in the normal-mode l<sup>2</sup>C bus system. In this case, set the high-speed mode l<sup>2</sup>C bus so that it meets the following conditions.
  - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT ≥ 250 ns
  - If the system extends the SCL0 signal's low state hold time: Transmit the following data bit to the SDA0 line prior to the SCL0 line release (t<sub>Rmax.</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns: Normal mode l<sup>2</sup>C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)





### A/D Converter


#### $(T_A = -40 \text{ to } + 125^{\circ}\text{C}, \text{V}_{DD} = \text{EV}_{DD} = \text{AV}_{REF0} = 3.5 \text{ to } 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error <sup>Note 1</sup>		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$		±0.2	±0.7	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$		±0.3	±0.9	%FSR
Conversion time	<b>t</b> CONV	$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$	14		60	μs
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \ V$	17		60	μs
Zero-scale error <sup>Note 1</sup>		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.7	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \ V$			±0.9	%FSR
Full-scale error <sup>Note 1</sup>		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±0.7	%FSR
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \ V$			±0.9	%FSR
Non-linearity error <sup>Note 2</sup>		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±5.5	LSB
		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \text{ V}$			±7.5	LSB
Differential linearity		$4.0 \leq AV_{\text{REF0}} \leq 5.5 \text{ V}$			±2.5	LSB
error <sup>Note 2</sup>		$3.5 \leq AV_{\text{REF0}} \leq 4.0 \ V$			±3.0	LSB
Analog input voltage	VIAN		0		AV <sub>REF0</sub>	V
AVREF0 current	<b>IA</b> REF0	When using A/D converter		1.0	2.0	mA
		When not using A/D converter <sup>Note 3</sup>		1.0	10	μA

**Notes 1.** Excluding quantization error (±0.05 %FSR).

- **2.** Excluding quantization error ( $\pm 0.5$  LSB).
- **3.** ADM.ADCS bit = 0, ADM.ADCS2 bit = 0
- Remark LSB: Least Significant Bit FSR: Full Scale Range

# 80-PIN PLASTIC QFP (14x14)




### NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	17.20±0.20
 	14.00+0.20
	14.00±0.20
С	14.00±0.20
D	17.20±0.20
F	0.825
G	0.825
Н	$0.32{\pm}0.06$
I	0.13
J	0.65 (T.P.)
ĸ	1.60±0.20
L	0.80±0.20
М	$0.17\substack{+0.03 \\ -0.07}$
N	0.10
Р	1.40±0.10
Q	0.125±0.075
R	3° <sup>+7°</sup> −3°
S	1.70 MAX.
	P80GC-65-8BT-1

# 80-PIN PLASTIC TQFP (FINE PITCH) (12x12)



NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	14.0±0.2
В	12.0±0.2
С	12.0±0.2
D	14.0±0.2
F	1.25
G	1.25
Н	0.22±0.05
I	0.08
J	0.5 (T.P.)
К	1.0±0.2
L	0.5
М	0.145±0.05
N	0.08
Р	1.0
Q	0.1±0.05
R	$3^{\circ + 4^{\circ}}_{-3^{\circ}}$
S	1.1±0.1
Т	0.25
U	0.6±0.15
	P80GK-50-9EU-1

#### **CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS**

The V850ES/KF1 should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

#### Table 33-1. Surface Mounting Type Soldering Conditions (1/7)

(1)  $\mu$ PD703208GK-xxx-9EU: 80-pin plastic TQFP (fine pitch) (12 × 12)  $\mu$ PD703208YGK-xxx-9EU: 80-pin plastic TQFP (fine pitch) (12 × 12)  $\mu$ PD703209GK-xxx-9EU: 80-pin plastic TQFP (fine pitch) (12 × 12)  $\mu$ PD703209YGK-xxx-9EU: 80-pin plastic TQFP (fine pitch) (12 × 12)  $\mu$ PD703210GK-xxx-9EU: 80-pin plastic TQFP (fine pitch) (12 × 12)  $\mu$ PD703210YGK-xxx-9EU: 80-pin plastic TQFP (fine pitch) (12 × 12)  $\mu$ PD7053210GK-9EU: 80-pin plastic TQFP (fine pitch) (12 × 12)  $\mu$ PD70F3210GK-9EU: 80-pin plastic TQFP (fine pitch) (12 × 12)  $\mu$ PD70F3210YGK-9EU: 80-pin plastic TQFP (fine pitch) (12 × 12)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	VP15-107-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### Caution Do not use different soldering methods together (except for partial heating).

**Remark** Soldering conditions for the special grade (A), (A1), and (A2) products are the same as for the standard grade products.

#### Table 33-1. Surface Mounting Type Soldering Conditions (2/7)

(2) *μ*PD703208GC-xxx-8BT: 80-pin plastic QFP ( $14 \times 14$ ) μPD703208YGC-xxx-8BT: 80-pin plastic QFP ( $14 \times 14$ ) 80-pin plastic QFP ( $14 \times 14$ ) *μ*PD703209GC-xxx-8BT: 80-pin plastic QFP ( $14 \times 14$ ) μPD703209YGC-xxx-8BT: 80-pin plastic QFP ( $14 \times 14$ ) *μ*PD703210GC-xxx-8BT: μPD703210YGC-xxx-8BT: 80-pin plastic QFP ( $14 \times 14$ ) *μ*PD70F3210GC-8BT: 80-pin plastic QFP ( $14 \times 14$ ) *μ*PD70F3210YGC-8BT: 80-pin plastic QFP (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	VP15-107-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### Caution Do not use different soldering methods together (except for partial heating).

**Remark** Soldering conditions for the special grade (A1) and (A2) products are the same as for the standard grade products.

#### Table 33-1. Surface Mounting Type Soldering Conditions (3/7)

<R> (3) μPD703208(A)GC-xxx-8BT: 80-pin plastic QFP (14 × 14) μPD703208Y(A)GC-xxx-8BT: 80-pin plastic QFP (14 × 14) μPD703209(A)GC-xxx-8BT: 80-pin plastic QFP (14 × 14) μPD703209Y(A)GC-xxx-8BT: 80-pin plastic QFP (14 × 14) μPD703210(A)GC-xxx-8BT: 80-pin plastic QFP (14 × 14) μPD703210Y(A)GC-xxx-8BT: 80-pin plastic QFP (14 × 14) μPD70F3210(A)GC-8BT: 80-pin plastic QFP (14 × 14) μPD70F3210Y(A)GC-8BT: 80-pin plastic QFP (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 3 days <sup>№™</sup> (after that, prebake at 125°C for 20 to 72 hours)	IR60-203-3
Wave soldering	Supported. For details, contact an NEC Electronics sales representative.	_
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### Caution Do not use different soldering methods together (except for partial heating).

Table 33-1. Surface Mounting Type Soldering Conditions (4/7)

(4) μPD703208GK-xxx-9EU-A: 80-pin plastic TQFP (fine pitch)  $(12 \times 12)$ <R> 80-pin plastic TQFP (fine pitch)  $(12 \times 12)$ *μ*PD703208YGK-xxx-9EU-A: *μ*PD703209GK-xxx-9EU-A: 80-pin plastic TQFP (fine pitch)  $(12 \times 12)$ μPD703209YGK-xxx-9EU-A: 80-pin plastic TQFP (fine pitch)  $(12 \times 12)$ μPD703210GK-xxx-9EU-A: 80-pin plastic TQFP (fine pitch)  $(12 \times 12)$ *μ*PD703210YGK-xxx-9EU-A: 80-pin plastic TQFP (fine pitch)  $(12 \times 12)$ 80-pin plastic TQFP (fine pitch) ( $12 \times 12$ ) μPD703208(A)GK-xxx-9EU-A:  $\mu$ PD703208Y(A)GK-xxx-9EU-A: 80-pin plastic TQFP (fine pitch) (12 × 12) μPD703209(A)GK-xxx-9EU-A: 80-pin plastic TQFP (fine pitch)  $(12 \times 12)$  $\mu$ PD703209Y(A)GK-xxx-9EU-A: 80-pin plastic TQFP (fine pitch) (12 × 12) μPD703210(A)GK-xxx-9EU-A: 80-pin plastic TQFP (fine pitch)  $(12 \times 12)$  $\mu$ PD703210Y(A)GK-xxx-9EU-A: 80-pin plastic TQFP (fine pitch) (12 × 12)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 20 to 72 hours)	IR60-203-3
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### Caution Do not use different soldering methods together (except for partial heating).

Remarks 1. Products with -A at the end of the part number are lead-free products.

**2.** For soldering methods and conditions other than those recommended above, please contact an NEC Electronics sales representative.

#### Table 33-1. Surface Mounting Type Soldering Conditions (5/7)

<R> (5) µPD703208GC-xxx-8BT-A: 80-pin plastic QFP (14 × 14) *μ*PD703208YGC-xxx-8BT-A: 80-pin plastic QFP ( $14 \times 14$ ) μPD703209GC-xxx-8BT-A: 80-pin plastic QFP ( $14 \times 14$ ) *μ*PD703209YGC-xxx-8BT-A: 80-pin plastic QFP ( $14 \times 14$ ) μPD703210GC-xxx-8BT-A: 80-pin plastic QFP ( $14 \times 14$ ) *μ*PD703210YGC-xxx-8BT-A: 80-pin plastic QFP ( $14 \times 14$ ) *μ*PD70F3210GC-8BT-A: 80-pin plastic QFP ( $14 \times 14$ ) 80-pin plastic QFP ( $14 \times 14$ ) *μ*PD70F3210YGC-8BT-A: μPD703208(A)GC-xxx-8BT-A: 80-pin plastic QFP ( $14 \times 14$ )  $\mu$ PD703208Y(A)GC-xxx-8BT-A: 80-pin plastic QFP (14 × 14) 80-pin plastic QFP ( $14 \times 14$ ) μPD703209(A)GC-xxx-8BT-A:  $\mu$ PD703209Y(A)GC-xxx-8BT-A: 80-pin plastic QFP (14 × 14) μPD703210(A)GC-xxx-8BT-A: 80-pin plastic QFP ( $14 \times 14$ )  $\mu$ PD703210Y(A)GC-xxx-8BT-A: 80-pin plastic QFP (14 × 14) 80-pin plastic QFP ( $14 \times 14$ ) μPD70F3210(A)GC-8BT-A: μPD70F3210Y(A)GC-8BT-A: 80-pin plastic QFP ( $14 \times 14$ )

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 7 days <sup>№™</sup> (after that, prebake at 125°C for 20 to 72 hours)	IR60-207-3
Wave soldering	Supported. For details, contact an NEC Electronics sales representative.	-
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### Caution Do not use different soldering methods together (except for partial heating).

**Remarks 1.** Products with -A at the end of the part number are lead-free products.

**2.** For soldering methods and conditions other than those recommended above, please contact an NEC Electronics sales representative.

### Table 33-1. Surface Mounting Type Soldering Conditions (6/7)

<R> (6)  $\mu$ PD70F3210GK-9EU-A: 80-pin plastic TQFP (fine pitch) (12 × 12)  $\mu$ PD70F3210YGK-9EU-A: 80-pin plastic TQFP (fine pitch) (12 × 12)  $\mu$ PD70F3210(A)GK-9EU-A: 80-pin plastic TQFP (fine pitch) (12 × 12)  $\mu$ PD70F3210Y(A)GK-9EU-A: 80-pin plastic TQFP (fine pitch) (12 × 12)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 7 days <sup>№te</sup> (after that, prebake at 125°C for 20 to 72 hours)	IR60-207-3
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

### Caution Do not use different soldering methods together (except for partial heating).

Remarks 1. Products with -A at the end of the part number are lead-free products.

**2.** For soldering methods and conditions other than those recommended below, please contact an NEC Electronics sales representative.

(7) μPD70F3210HGC-8BT-A:	80-pin plastic QFP (14 $ imes$ 14)
μPD70F3210HYGC-8BT-A:	80-pin plastic QFP (14 $ imes$ 14)
μPD70F3211HGC-8BT-A:	80-pin plastic QFP (14 $ imes$ 14)
μPD70F3211HYGC-8BT-A:	80-pin plastic QFP (14 $ imes$ 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher),IR60-207-3Count: Three times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 20to 72 hours)	
Wave soldering	Supported. For details, contact an NEC Electronics sales representative. –	
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row) -	

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

### Caution Do not use different soldering methods together (except for partial heating).

**Remarks 1.** Products with -A at the end of the part number are lead-free products.

**2.** For soldering methods and conditions other than those recommended above, please contact an NEC Electronics sales representative.

# Table 33-1. Surface Mounting Type Soldering Conditions (7/7)

<r></r>	(8)	μPD70F3210HGK-9EU-A:	80-pin plastic TQFP (fine pitch) ( $12 \times 12$ )
		μPD70F3210HYGK-9EU-A:	80-pin plastic TQFP (fine pitch) ( $12 \times 12$ )
		μPD70F3211HGK-9EU-A:	80-pin plastic TQFP (fine pitch) ( $12 \times 12$ )
		μPD70F3211HYGK-9EU-A:	80-pin plastic TQFP (fine pitch) ( $12 \times 12$ )

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 7 days <sup>№™</sup> (after that, prebake at 125°C for 20 to 72 hours)	IR60-207-3
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

### Caution Do not use different soldering methods together (except for partial heating).

Remarks 1. Products with -A at the end of the part number are lead-free products.

**2.** For soldering methods and conditions other than those recommended above, please contact an NEC Electronics sales representative.

(9)	μPD703211GC-xxx-8BT-A:	80-pin plastic QFP (14 $ imes$ 14)
	μPD703211YGC-xxx-8BT-A:	80-pin plastic QFP (14 $ imes$ 14)
	μPD703211GK-xxx-9EU-A:	80-pin plastic TQFP (fine pitch) (12 $\times$ 12)
	μPD703211YGK-xxx-9EU-A:	80-pin plastic TQFP (fine pitch) ( $12 \times 12$ )

Undefined

# APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for the development of systems that employ the V850ES/KF1. Figure A-1 shows the development tool configuration.

### • Support for PC98-NX series

Unless otherwise specified, products supported by IBM PC/AT<sup>™</sup> compatibles are compatible with PC98-NX series computers. When using PC98-NX series computers, refer to the explanation for IBM PC/AT compatibles.

# Windows<sup>™</sup>

Unless otherwise specified, "Windows" means the following OSs.

- Windows 98
- Windows 2000
- Windows Me
- Windows XP
- Windows NT<sup>™</sup> Ver. 4.0





Figure A-1. Development Tool Configuration (1/2)

**Notes 1.** The project manager PM+ is included in the C compiler package. PM+ is only used for Windows.

- 2. QB-V850ESKX1H supports USB only.
- 3. Products other than in-circuit emulator IE-V850ES-G1 are all sold separately.
- 4. In-circuit emulator IE-V850ESK1-ET is supplied with integrated debugger ID850, a device file, power supply unit, PCI bus interface adapter IE-70000-PCI-IF-A, and emulation probe. Any other products are sold separately.
- In-circuit emulator QB-V850ESKX1H is supplied with integrated debugger ID850QB, flash memory programmer (PG-FPL), power supply unit, and USB interface adapter. Any other products are sold separately.



Figure A-1. Development Tool Configuration (2/2)



# A.1 Software Package

SP850	Development tools (software) common to the V850 Series are combined in this package.	
V850 Series software package	Part number: µSxxxxSP850	

**Remark** ×××× in the part number differs depending on the host machine and OS used.

# μS<u>××××</u>SP850

 ××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	

# A.2 Language Processing Software

CA850 C compiler package	This compiler converts programs written in C language into object codes executable with a microcontroller. This compiler is started from project manager PM+.
	Part number: µSxxxxCA703000
DF703218	This file contains information peculiar to the device.
Device file	This device file should be used in combination with a tool (CA850, SM850, and ID850).
	The corresponding OS and host machine differ depending on the tool to be used.

**Remark** ×××× in the part number differs depending on the host machine and OS used.

# μS<u>××××</u>CA703000

××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	
3K17	SPARCstation <sup>™</sup>	SunOS <sup>™</sup> (Rel. 4.1.4), Solaris <sup>™</sup> (Rel. 2.5.1)	

# A.3 Control Software

PM+ Project manager	This is control software designed to enable efficient user program development in the Windows environment. All operations used in development of a user program, such as starting the editor, building, and starting the debugger, can be performed from PM+. <a href="https://www.cautionscore.com"></a> <b>Cautions</b>
	PM+ is included in the C compiler package CA850. It can only be used in Windows.

# A.4 Debugging Tools (Hardware)

### A.4.1 When using in-circuit emulator IE-V850ES-G1

IE-V850ES-G1 In-circuit emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a V850 Series product. It corresponds to the integrated debugger ID850. This emulator should be used in combination with a power supply unit, emulation probe, and the interface adapter required to connect this emulator to the host machine.
IE-70000-CD-IF-A PC card interface		This is PC card and interface cable required when using a notebook-type computer as the host machine (PCMCIA socket compatible).
IE-70000-PCI-IF-A Interface adapter		This adapter is required when using a computer with a PCI bus as the host machine.
IE-703210-G1-EM <sup>-</sup> Emulation board	1	This board emulates the operations of the peripheral hardware peculiar to a device. It should be used in combination with an in-circuit emulator.
GXP-CABLE Emulation probe		This probe is used to connect the in-circuit emulator and target system. This is supplied with emulation board IE-703210-G1-EM1.
	EV-703210GC Conversion adapter	This conversion adapter is used to connect the emulation probe and target system board on which an 80-pin plastic QFP (GC-8BT type) can be mounted.
	EV-703210GK Conversion adapter	This conversion adapter is used to connect the emulation probe and target system board on which an 80-pin plastic TQFP (GK-9EU type) can be mounted.

**Remark** EV-703210GC and EV-703210GK are products of Application Corporation.

TEL: +81-42-732-1377 Application Corporation

# A.4.2 When using in-circuit emulator IE-V850ESK1-ET


IE-V850ESK1-ET <sup>№te</sup> In-circuit emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a V850ES/KF1 product. It corresponds to the integrated debugger ID850. This emulator should be used in combination with a power supply unit, emulation probe, and the interface adapter required to connect this emulator to the host machine.
IE-70000-PCI-IF-A Interface adapter		This adapter is required when using a computer with a PCI bus as the host machine. This is supplied with IE-V850ESK1-ET.
Emulation probe		This probe is used to connect the in-circuit emulator and target system. This is supplied with IE-V850ESK1-ET.
	EV-703210GC Conversion adapter	This conversion adapter is used to connect the emulation probe and target system board on which an 80-pin plastic QFP (GC-8BT type) can be mounted.
	EV-703210GK Conversion adapter	This conversion adapter is used to connect the emulation probe and target system board on which an 80-pin plastic TQFP (GK-9EU type) can be mounted.

**Note** IE-V850ESK1-ET is supplied with a power supply unit and PCI bus interface adapter IE-70000-PCI-IF-A. It is also supplied with integrated debugger ID850 and a device file as control software.

**Remark** EV-703210GC and EV-703210GK are products of Application Corporation. TEL: +81-42-732-1377 Application Corporation

# <R> A.4.3 When using IECUBE<sup>®</sup> QB-V850ESKX1H

The system configuration when connecting the QB-V850ESKX1H to the host machine (PC-9821 series, PC/AT compatible) is shown below. If no option products are prepared, connection is possible.





# Figure A-2. System Configuration (QB-V850ESKX1H Used) (2/2)

Notes 1.	Obtain the device file from the NEC Electronics website.
	http://www.necel.com/micro/ods/eng/index.html
2.	Under development
3.	Depending on the ordering number, supplied with the device.
	When QB-V850ESKX1H-ZZZ is ordered
	The exchange adapter and the target connector are not supplied.
	When QB-V850ESKX1H-S80GK is ordered
	The QB-80GK-EA-01S and QB-80GK-TC-01S are supplied.
	When QB-V850ESKX1H-S80GC is ordered
	The QB-80GC-EA-02S and QB-80GC-TC-01S are supplied.
4.	When using both $<9>$ and $<10>$ , the order between $<9>$ and $<10>$ is not cared.

<5>	QB-V850ESKX1H <sup>№ee</sup> In-circuit emulator	The in-circuit emulator serves to debug hardware and software when developing application systems using a V850ES/KF1 product. It corresponds to the integrated debugger ID850QB. This emulator should be used in combination with a power supply unit and emulation probe. Use USB to connect this emulator to the host machine.
<3>	USB interface cable	Cable to connect the host machine and the QB-V850ESKX1H.
<4>	AC adapter	100 to 240 V can be supported by replacing the AC plug.
<8>	QB-80GK-EA-01S, QB-80GC-EA-02S Exchange adapter	Adapter to perform pin conversion. • QB-80GK-EA-01S: 80-pin plastic TQFP (GK-9EU type) • QB-80GC-EA-02S: 80-pin plastic QFP (GC-8BT type)
<9>	QB-80-CA-01S Check pin adapter	Adapter used in waveform monitoring using the oscilloscope, etc.
<10>	QB-80-SA-01S Space adapter	Adapter to adjust the height.
<11>	QB-80GK-MA-01S, QB-80GC-MA-01S Mount adapter	Adapter to mount the V850ES/KF1 with socket. • QB-80GK-MA-01S: 80-pin plastic TQFP (GK-9EU type) • QB-80GC-MA-01S: 80-pin plastic QFP (GC-8BT type)
<12>	QB-80GK-TC-01S, QB-80GC-TC-01S Target connector	Connector to solder on the target system. • QB-80GK-TC-01S: 80-pin plastic TQFP (GK-9EU type) • QB-80GC-TC-01S: 80-pin plastic QFP (GC-8BT type)


**Note** QB-V850ESKX1H is supplied with a power supply unit, USB interface cable, and flash memory programmer (PG-FPL). It is also supplied with integrated debugger ID850QB as control software.


**Remark** The numbers in the square brackets correspond to the numbers in Figure A-2.


### <R> A.4.4 When using MINICUBE QB-V850MINI

### (1) Debug emulation by using MINICUBE and QB-V850ESKX1-DA

The system configuration when connecting the MINICUBE and the debug adapter QB-V850ESKX1-DA to the host machine (PC-9821 series, PC/AT compatible) is shown below. If no option products are prepared, connection is possible.







# Figure A-4. System Configuration by Using QB-V850ESKX1-DA (Option Products Not Used)

<1>	Host machine	PC with USB ports
	CD-ROM <sup>Note</sup>	The integrated debugger ID850QB, N-Wire Checker, device driver, documents and so on in the CD-ROM format are included. It is supplied with the MINICUBE.
<3>	USB interface cable	Cable for USB to connect the host machine and the MINICUBE. It is supplied with the MINICUBE. The cable length is approximately 2 m.
<4>	MINICUBE On-chip debug emulator	This on-chip debug emulator serves to debug hardware and software when developing application systems using a V850ES/KF1 product. It corresponds to the integrated debugger ID850QB.
<5>	OCD cable	Cable to connect the MINICUBE and the target system. It is supplied with the MINICUBE. The cable length is approximately 20 cm.
<6>	QB-V850ESKX1-DA Debug adapter	This operates as an in-circuit emulator by using in combination with the MINICUBE. It is supplied with the MINICUBE.
<7>	QB-144-CA-01S (option) Check pin adapter	Adapter used in waveform monitoring using the oscilloscope, etc.
<8>	QB-144-EP-01S (option) Extension probe coaxial type	Probe to connect the QB-V850ESKX1-DA and the exchange adapter. The cable length is approximately 40 cm.
<9>	QB-80GC-EA-02S, QB-80GK-EA-01S Exchange adapter	Adapter to perform pin conversion. • QB-80GC-EA-02S: 80-pin plastic QFP (GC-8BT type) • QB-80GK-EA-01S: 80-pin plastic TQFP (GK-9EU type)
<10>	QB-80-SA-01S (option) Space adapter	Adapter to adjust the height.
<11>	QB-80GC-TC-01S, QB-80GK-TC-01S Target connector	Connector to solder on the target system. • QB-80GC-TC-01S: 80-pin plastic QFP (GC-8BT type) • QB-80GK-TC-01S: 80-pin plastic TQFP (GK-9EU type)
<12>	QB-80GC-MA-01S (option), QB-80GK-MA-01S (option) Mount adapter	Adapter to mount the V850ES/KF1 with socket. • QB-80GC-MA-01S: 80-pin plastic QFP (GC-8BT type) • QB-80GK-MA-01S: 80-pin plastic TQFP (GK-9EU type)

Note Obtain the device file from the NEC Electronics website. http://www.necel.com/micro/ods/eng/index.html

**Remark** The numbers in the square brackets correspond to the numbers in Figures A-3 and A-4.

# A.5 Debugging Tools (Software)

SM850 <sup>Note</sup> System simulator	This is a system simulator for the V850 Series. The SM850 is Windows-based software. It is used to perform debugging at the C source level or assembler level while simulating the operation of the target system on a host machine. Use of the SM850 allows the execution of application logical testing and performance testing on an independent basis from hardware development, thereby providing higher development efficiency and software quality. It should be used in combination with the device file (sold separately).
	Part number: µSxxxxSM703000 (SM850)
ID850 Integrated debugger (supporting in-circuit emulators IE-V850ES-G1 and IE-V850ESK1-ET)	This debugger supports the in-circuit emulators for the V850 Series. The ID850 and ID850QB are Windows-based software. It has improved C-compatible debugging functions and can display the results of tracing with the source program using an integrating window function that associates the source
ID850QB Integrated debugger	program, disassemble display, and memory display with the trace result. It should be used in combination with the device file (sold separately).
(supporting in-circuit emulator QB-V850ESKX1H)	Part number: μSxxxxID703000 (ID850), μSxxxxID703000-QB (ID850QB)

Note Under development

**Remark** ×××× in the part number differs depending on the host machine and OS used.

# μ\$>>>>>SM703000 μ\$>>>>>ID703000 μ\$>>>>>ID703000-QB

 ××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	

# A.6 Embedded Software

RX850, RX850 Pro Real-time OS	The RX850 and RX850 Pro are real-time OSs conforming to µITRON 3.0 specifications. A tool (configurator) for generating multiple information tables is supplied. RX850 Pro has more functions than RX850.
	Part number:         μSxxxxRX703000-ΔΔΔΔ (RX850)           μSxxxxRX703100-ΔΔΔΔ (RX850 Pro)
V850mini-NET (provisional name) (Network library)	This is a network library conforming to RFC. It is a lightweight TCP/IP of compact design, requiring only a small memory. In addition to the TCP/IP standard set, an HTTP server, SMTP client, and POP client are also supported.
RX-FS850 (File system)	This is a FAT file system function. It is a file system that supports the CD-ROM file system function. This file system is used with the real-time OS RX850 Pro.

# Caution To purchase the RX850 or RX850 Pro, first fill in the purchase application form and sign the user agreement.

**Remark** xxxx and  $\Delta\Delta\Delta\Delta$  in the part number differ depending on the host machine and OS used.

 $\mu$ S××××RX703000- $\Delta\Delta\Delta\Delta$ 

 $\mu S_{\underline{\times}\underline{\times}\underline{\times}\underline{\times}}RX703100-\underline{\Delta}\underline{\Delta}\underline{\Delta}\underline{\Delta}$ 

ΔΔΔΔ	Product Outline	Maximum Number for Use in Mass Production
001	Evaluation object	Do not use for mass-produced product.
100K	Mass-production object	0.1 million units
001M		1 million units
010M		10 million units
S01	Source program	Object source program for mass production

 ××××	Host Machine	OS	Supply Medium
AB17	PC-9800 series,	Windows (Japanese version)	CD-ROM
BB17	IBM PC/AT compatibles	Windows (English version)	
3K17	SPARCstation	Solaris (Rel. 2.5.1)	

# A.7 Flash Memory Writing Tools

Flashpro IV (part number: PG-FP4)	Flash programmer dedicated to microcontrollers with on-chip flash memory.
Flash programmer	
FA-80GC-8BT-A	Flash memory writing adapter used connected to Flashpro IV.
Flash memory writing adapter	• FA-80GC-8BT-A: For 80-pin plastic QFP (GC-8BT type)
FA-80GK-9EU-A	Flash memory writing adapter used connected to Flashpro IV.
Flash memory writing adapter	• FA-80GK-9EU-A: For 80-pin plastic TQFP (GK-9EU type)

Remark FA-80GC-8BT-A and FA-80GK-9EU-A are products of Naito Densei Machida Mfg. Co., Ltd.

TEL: +81-45-475-4191 Naito Densei Machida Mfg. Co., Ltd.

# **B.1 Conventions**

# (1) Register symbols used to describe operands

Register Symbol	Explanation	
reg1	General-purpose registers: Used as source registers.	
reg2	General-purpose registers: Used mainly as destination registers. Also used as source register in some instructions.	
reg3	General-purpose registers: Used mainly to store the remainders of division results and the higher 32 bits of multiplication results.	
bit#3	3-bit data for specifying the bit number	
immX	X bit immediate data	
dispX	X bit displacement data	
regID	System register number	
vector	5-bit data that specifies the trap vector (00H to 1FH)	
сссс	4-bit data that shows the condition codes	
sp	Stack pointer (r3)	
ер	Element pointer (r30)	
listX	X item register list	

# (2) Register symbols used to describe opcodes

Register Symbol	Explanation
R	1-bit data of a code that specifies reg1 or regID
r	1-bit data of the code that specifies reg2
w	1-bit data of the code that specifies reg3
d	1-bit displacement data
1	1-bit immediate data (indicates the higher bits of immediate data)
i	1-bit immediate data
сссс	4-bit data that shows the condition codes
CCCC	4-bit data that shows the condition codes of Bcond instruction
bbb	3-bit data for specifying the bit number
L	1-bit data that specifies a program register in the register list

# (3) Register symbols used in operations

Register Symbol	Explanation
<i>←</i>	Input for
GR [ ]	General-purpose register
SR[]	System register
zero-extend (n)	Expand n with zeros until word length.
sign-extend (n)	Expand n with signs until word length.
load-memory (a, b)	Read size b data from address a.
store-memory (a, b, c)	Write data b into address a in size c.
load-memory-bit (a, b)	Read bit b of address a.
store-memory-bit (a, b, c)	Write c to bit b of address a.
saturated (n)	Execute saturated processing of n (n is a 2's complement). If, as a result of calculations, $n \ge 7FFFFFFFH$ , let it be 7FFFFFFH. $n \le 80000000H$ , let it be 80000000H.
result	Reflects the results in a flag.
Byte	Byte (8 bits)
Halfword	Halfword (16 bits)
Word	Word (32 bits)
+	Addition
-	Subtraction
П	Bit concatenation
x	Multiplication
÷	Division
%	Remainder from division results
AND	Logical product
OR	Logical sum
XOR	Exclusive OR
NOT	Logical negation
logically shift left by	Logical shift left
logically shift right by	Logical shift right
arithmetically shift right by	Arithmetic shift right

# (4) Register symbols used in execution clock

Register Symbol	Explanation
i	If executing another instruction immediately after executing the first instruction (issue).
r	If repeating execution of the same instruction immediately after executing the first instruction (repeat).
I	If using the results of instruction execution in the instruction immediately after the execution (latency).

# (5) Register symbols used in flag operations

Identifier	Explanation
(Blank)	No change
0	Clear to 0
х	Set or cleared in accordance with the results.
R	Previously saved values are restored.

# (6) Condition codes

Condition Code (cccc)	Condition Formula	Explanation
0 0 0 0	OV = 1	Overflow
1000	OV = 0	No overflow
0001	CY = 1	Carry Lower (Less than)
1001	CY = 0	No carry Not lower (Greater than or equal)
0010	Z = 1	Zero
1010	Z = 0	Not zero
0011	(CY or Z) = 1	Not higher (Less than or equal)
1011	(CY or Z) = 0	Higher (Greater than)
0100	S = 1	Negative
1 1 0 0	S = 0	Positive
0101	_	Always (Unconditional)
1 1 0 1	SAT = 1	Saturated
0110	(S xor OV) = 1	Less than signed
1 1 1 0	(S xor OV) = 0	Greater than or equal signed
0111	((S xor OV) or Z) = 1	Less than or equal signed
1111	((S xor OV) or Z) = 0	Greater than signed

# **B.2 Instruction Set (in Alphabetical Order)**

	ſ	1			1			1			(	1/6)
Mnemonic	Operand	Opcode	Operation			ecut Cloci			1	Flage	3	-
					i	r	Ι	СҮ	ov	s	Z	SAT
ADD	reg1,reg2	rrrrr001110RRRRR	GR[reg2]←GR[reg2]+GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010010iiiii	GR[reg2]←GR[reg2]+sign-extend(ir	mm5)	1	1	1	×	×	×	×	
ADDI	imm16,reg1,reg2	rrrr110000RRRRR	GR[reg2]←GR[reg1]+sign-extend(ir	mm16)	1	1	1	×	×	×	×	
AND	reg1,reg2	rrrrr001010RRRRR	GR[reg2]←GR[reg2]AND GR[reg1]		1	1	1		0	×	×	
ANDI	imm16,reg1,reg2	rrrr110110RRRRR	GR[reg2]←GR[reg1]AND zero-exte	nd(imm16)	1	1	1		0	×	×	
Bcond	disp9	ddddd1011dddcccc Note 1	if conditions are satisfied then PC←PC+sign-extend(disp9)	When conditions are satisfied	2 Note 2	2 Note 2	2 Note 2					
				When conditions are not satisfied	1	1	1					
BSH	reg2,reg3	rrrr11111100000 wwwww01101000010	GR[reg3]←GR[reg2] (23 : 16)	[reg2] (31 : 24) II	1	1	1	×	0	×	×	
BSW	reg2,reg3	rrrr11111100000 wwwww01101000000	GR[reg3]←GR[reg2] (7:0) II GR[re [reg2] (23:16) II GR[reg2] (31:24)	g2] (15 : 8) ll GR	1	1	1	×	0	×	×	
CALLT	imm6	0000001000iiiiii	CTPC←PC+2(return PC) CTPSW←PSW adr←CTBP+zero-extend(imm6 logically shift left by 1) PC←CTBP+zero-extend(Load-memory(adr,Halfword))		4	4	4					
CLR1	bit#3,disp16[reg1]	10bbb111110RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16 Z flag←Not(Load-memory-bit(adr,b Store-memory-bit(adr,bit#3,0)		3 Note 3	3 Note 3	3 Note 3				×	
	reg2,[reg1]	rrrr111111RRRRR 0000000011100100	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,re Store-memory-bit(adr,reg2,0)	eg2))	3 Note 3	3 Note 3	3 Note 3				×	
CMOV	cccc,imm5,reg2,reg3	rrrrr111111iiii wwwww011000cccc0	if conditions are satisfied then GR[reg3]←sign-extended(imm5) else GR[reg3]←GR[reg2]		1	1	1					
	cccc,reg1,reg2,reg3	rrrrr111111RRRR wwwww011001cccc0	if conditions are satisfied then GR[reg3]—GR[reg1] else GR[reg3]—GR[reg2]		1	1	1					
CMP	reg1,reg2	rrrrr001111RRRRR	result←GR[reg2]–GR[reg1]			1	1	×	×	×	×	
	imm5,reg2	rrrrr010011iiiii	result←GR[reg2]–sign-extend(imm	5)	1	1	1	×	×	×	×	
CTRET		0000011111100000 0000000101000100	PC←CTPC PSW←CTPSW			3	3	R	R	R	R	R
DBRET		0000011111100000 0000000101000110	PC←DBPC PSW←DBPSW		3	3	3	R	R	R	R	R

(2	/6)

Mnemonic	Operand	Opcode	Operation		cecut			F	Flags	;	
				i	Clocl r	к I	CY	OV	S	Z	SAT
DBTRAP		1111100001000000	DBPC←PC+2 (restored PC) DBPSW←PSW PSW.NP←1 PSW.EP←1 PSW.ID←1 PC←00000060H	3	3	3					
DI		0000011111100000 0000000101100000	PSW.ID←1	1	1	1					
DISPOSE	imm5,list12	0000011001iiiiiL LLLLLLLLL00000	sp←sp+zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp+4 repeat 2 steps above until all regs in list12 is loaded	n+1 Note4		n+1 Note4					
	imm5,list12,[reg1]	0000011001iiiiiL LLLLLLLLRRRRR Note 5	$sp \leftarrow sp+zero$ -extend(imm5 logically shift left by 2) $GR[reg in list12] \leftarrow Load-memory(sp,Word)$ $sp \leftarrow sp+4$ repeat 2 steps above until all regs in list12 is loaded $PC \leftarrow GR[reg1]$			n+3 Note4					
DIV	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01011000000	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×	
DIVH	reg1,reg2	rrrr000010RRRRR	GR[reg2]←GR[reg2]÷GR[reg1] <sup>№006 6</sup>	35	35	35		×	×	×	
	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01010000000	GR[reg2]←GR[reg2]÷GR[reg1] <sup>№de 6</sup> GR[reg3]←GR[reg2]%GR[reg1]	35	35	35		×	×	×	
DIVHU	reg1,reg2,reg3	rrrr111111RRRRR wwww01010000010	GR[reg2]←GR[reg2]÷GR[reg1] <sup>№ee6</sup> GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×	
DIVU	reg1,reg2,reg3	rrrr111111RRRRR wwwww01011000010	GR[reg2]←GR[reg2]÷GR[reg1] GR[reg3]←GR[reg2]%GR[reg1]	34	34	34		×	×	×	
EI		1000011111100000 0000000101100000	PSW.ID←0	1	1	1					
HALT		0000011111100000 0000000100100000	Stop	1	1	1					
HSW	reg2,reg3	rrrr11111100000 wwwww01101000100	GR[reg3]←GR[reg2](15 : 0) Ⅱ GR[reg2] (31 : 16)	1	1	1	×	0	×	×	
JARL	disp22,reg2	rrrrr11110dddddd ddddddddddddddd Note 7	GR[reg2]←PC+4 PC←PC+sign-extend(disp22)	2	2	2					
JMP	[reg1]	00000000011RRRRR	PC←GR[reg1]	3	3	3					
JR	disp22	0000011110ddddd dddddddddddddd	PC←PC+sign-extend(disp22)	2	2	2					
LD.B	disp16[reg1],reg2	Note 7 rrrrr111000RRRRR ddddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 11					
LD.BU	disp16[reg1],reg2	rrrrr11110bRRRRR ddddddddddddd	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 11					
-		Notes 8, 10									

Mnemonic	Operand	Opcode	Ope	ration		Execution Clock			Flags					
				-			1	СҮ	ov	s	Z	SA		
LD.H	disp16[reg1],reg2	rrrrr111001RRRRR dddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←sign-extend(Load-memory(adr,Halfword))		1	1	Note 11							
LDSR	reg2,regID	rrrr111111RRRRR 0000000000100000 Note 12	SR[regID]←GR[reg2]	Other than regID = PSW regID = PSW	1	1 1	1	×	×	×	×	×		
LD.HU	disp16[reg1],reg2	rrrrr111111RRRRR ddddddddddddddd	adr←GR[reg1]+sign-exten GR[reg2]←zero-extend(Lc		1	1	Note 11							
LD.W	disp16[reg1],reg2	rrrr111001RRRRR ddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) GR[reg2]←Load-memory(adr,Word)		1	1	Note 11							
MOV	reg1,reg2	rrrr000000RRRRR	GR[reg2]←GR[reg1]		1	1	1							
	imm5,reg2	rrrrr010000iiiii	GR[reg2]←sign-extend(im	m5)	1	1	1							
	imm32,reg1	00000110001RRRRR	GR[reg1]←imm32			2	2							
MOVEA	imm16,reg1,reg2	rrrr110001RRRRR	GR[reg2]←GR[reg1]+sign-extend(imm16)		1	1	1							
MOVHI	imm16,reg1,reg2	rrrrr110010RRRRR	GR[reg2]←GR[reg1]+(imm16 Ⅱ 0 <sup>™</sup> )		1	1	1							
MUL	reg1,reg2,reg3	rrrr111111RRRRR wwwww01000100000	GR[reg3] II GR[reg2]←GR Note 14	[reg2]xGR[reg1]	1	4	5							
	imm9,reg2,reg3	rrrrr111111iiii wwww01001IIII00 Note 13	GR[reg3] II GR[reg2]←GR	[reg2]xsign-extend(imm9)	1	4	5							
MULH	reg1,reg2	rrrr000111RRRRR	GR[reg2]←GR[reg2] <sup>№œ 6</sup> xG	GR[reg1] <sup>Note 6</sup>	1	1	2							
	imm5,reg2	rrrrr010111iiiii	GR[reg2]←GR[reg2] <sup>Note 6</sup> xs	ign-extend(imm5)	1	1	2							
MULHI	imm16,reg1,reg2	rrrrr110111RRRRR	GR[reg2]←GR[reg1] <sup>№№ 6</sup> xir	nm16	1	1	2							
MULU	reg1,reg2,reg3	rrrr111111RRRRR wwww01000100010	GR[reg3] II GR[reg2]←GR Note 14	[reg2]xGR[reg1]	1	4	5							
	imm9,reg2,reg3	rrrrr111111iiiii wwww01001IIII10 Note 13	GR[reg3] II GR[reg2]←GR	[reg2]xzero-extend(imm9)	1	4	5							
NOP		000000000000000000000000000000000000000	Pass at least one clock cy	cle doing nothing.	1	1	1							
NOT	reg1,reg2	rrrr000001RRRRR	GR[reg2]←NOT(GR[reg1]	)	1	1	1		0	×	×			
NOT1	bit#3,disp16[reg1]	01bbb111110RRRRR dddddddddddddddd	adr←GR[reg1]+sign-exten Z flag←Not(Load-memory Store-memory-bit(adr,bit#3	-bit(adr,bit#3))	3 Note 3	3 Note 3	3 Note 3				×			
	reg2,[reg1]	rrrr111111RRRRR 0000000011100010	adr←GR[reg1] Z flag←Not(Load-memory Store-memory-bit(adr,reg2	-bit(adr,reg2))	3 Note 3	3 Note 3	3 Note 3				×			

(4/6)	)
$(\neg 0)$	,

Mnemonic	Operand	Opcode	Operation	Ex	ecut	ion		F	lags	3	
					Clocl	<					
				i	r	Ι	СҮ	٥v	S	Ζ	SAT
OR	reg1,reg2	rrrr001000RRRRR	GR[reg2]←GR[reg2]OR GR[reg1]	1	1	1		0	×	×	
ORI	imm16,reg1,reg2	rrrr110100RRRRR	GR[reg2]←GR[reg1]OR zero-extend(imm16)	1	1	1		0	×	×	
PREPARE	list12,imm5	0000011110iiiiiL LLLLLLLLL00001	Store-memory(sp–4,GR[reg in list12],Word) sp←sp–4 repeat 1 step above until all regs in list12 is stored sp←sp-zero-extend(imm5)		n+1 Note4						
	list12,imm5,	0000011110iiiiiL	Store-memory(sp-4,GR[reg in list12],Word)	n+2	n+2	n+2					
	sp/imm <sup>Note 15</sup>	LLLLLLLLLff011	sp←sp+4	Note 4	Note 4	Note 4					
		imm16/imm32 Note 16	repeat 1 step above until all regs in list12 is stored sp←sp-zero-extend (imm5) ep←sp/imm	Note17	Note17	Note17					
RETI		0000011111100000	if PSW.EP=1 then PC $\leftarrow$ EIPC PSW $\leftarrow$ EIPSW else if PSW.NP=1 then PC $\leftarrow$ FEPC PSW $\leftarrow$ FEPSW else PC $\leftarrow$ EIPC PSW $\leftarrow$ EIPSW	3	3	3	R	R	R	R	R
SAR	reg1,reg2	rrrr111111RRRRR 0000000010100000	GR[reg2]←GR[reg2]arithmetically shift right by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrr010101iiiii	GR[reg2]←GR[reg2]arithmetically shift right by zero-extend (imm5)	1	1	1	×	0	×	×	
SASF	cccc,reg2	rrrr1111110cccc 0000001000000000	if conditions are satisfied then GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000001H else GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000000H	1	1	1					
SATADD	reg1,reg2	rrrrr000110RRRRR	GR[reg2]←saturated(GR[reg2]+GR[reg1])	1	1	1	×	×	×	×	×
	imm5,reg2	rrrrr010001iiiii	GR[reg2]←saturated(GR[reg2]+sign-extend(imm5))	1	1	1	×	×	×	×	×
SATSUB	reg1,reg2	rrrr000101RRRRR	GR[reg2]←saturated(GR[reg2]–GR[reg1])	1	1	1	×	×	×	×	×
SATSUBI	imm16,reg1,reg2	rrrr110011RRRRR	GR[reg2]←saturated(GR[reg1]–sign-extend(imm16))	1	1	1	×	×	×	×	×
SATSUBR	reg1,reg2	rrrr000100RRRRR	GR[reg2]←saturated(GR[reg1]–GR[reg2])	1	1	1	×	×	×	×	×
SETF	cccc,reg2	rrrr1111110cccc 0000000000000000000	If conditions are satisfied then GR[reg2]←00000001H else GR[reg2]←00000000H	1	1	1					

(	5/	6	۱
٠.	0,	v	,

		Γ									5/6)
Mnemonic	Operand	Opcode	Operation		ecut Clocl				Flags	3	
				i	r	1	CY	ov	s	Z	SAT
SET1	bit#3,disp16[reg1]	00bbb111110RRRRR	adr←GR[reg1]+sign-extend(disp16) Z flaq←Not (Load-memory-bit(adr,bit#3))	3	3	3				×	
			Store-memory-bit(adr,bit#3,1)	NOTE 3	Note 3	Note 3					
	reg2,[reg1]	rrrr111111RRRRR 0000000011100000	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,reg2)) Store-memory-bit(adr,reg2,1)	3 Note 3	3 Note 3	3 Note 3				×	
SHL	reg1,reg2	rrrr111111RRRRR 0000000011000000	GR[reg2]←GR[reg2] logically shift left by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrr010110iiiii	GR[reg2]←GR[reg2] logically shift left by zero-extend(imm5)	1	1	1	×	0	×	×	
SHR	reg1,reg2	rrrr111111RRRRR 0000000010000000	GR[reg2]←GR[reg2] logically shift right by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrrr010100iiiii	GR[reg2]←GR[reg2] logically shift right by zero-extend(imm5)	1	1	1	×	0	×	×	
SLD.B	disp7[ep],reg2	rrrr0110dddddd	adr←ep+zero-extend(disp7) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 9					
SLD.BU	disp4[ep],reg2	rrrrr0000110dddd Note 18	adr←ep+zero-extend(disp4) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 9					
SLD.H	disp8[ep],reg2	rrrrr1000dddddd Note 19	adr←ep+zero-extend(disp8) GR[reg2]←sign-extend(Load-memory(adr,Halfword))	1	1	Note 9					
SLD.HU	disp5[ep],reg2	rrrrr0000111dddd Notes 18, 20	adr←ep+zero-extend(disp5) GR[reg2]←zero-extend(Load-memory(adr,Halfword))	1	1	Note 9					
SLD.W	disp8[ep],reg2	rrrrr1010ddddd0 Note 21	adr←ep+zero-extend(disp8) GR[reg2]←Load-memory(adr,Word)	1	1	Note 9					
SST.B	reg2,disp7[ep]	rrrrr0111dddddd	adr←ep+zero-extend(disp7) Store-memory(adr,GR[reg2],Byte)	1	1	1					
SST.H	reg2,disp8[ep]	rrrrr1001dddddd Note 19	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Halfword)	1	1	1					
SST.W	reg2,disp8[ep]	rrrrr1010ddddd1 Note 21	adr←ep+zero-extend(disp8) Store-memory(adr,GR[reg2],Word)	1	1	1					
ST.B	reg2,disp16[reg1]	rrrr111010RRRRR dddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Store-memory(adr,GR[reg2],Byte)	1	1	1					
ST.H	reg2,disp16[reg1]	rrrrr111011RRRRR ddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Halfword)	1	1	1					
ST.W	reg2,disp16[reg1]	rrrrr111011RRRRR ddddddddddddddd Note 8	adr←GR[reg1]+sign-extend(disp16) Store-memory (adr,GR[reg2], Word)	1	1	1					
STSR	regID,reg2	rrrr111111RRRRR 0000000001000000	GR[reg2]←SR[regID]	1	1	1					

|--|

Mnemonic	Operand	Opcode	Operation		ecuti Clock			F	lags		0/0)
				i	r	I	СҮ	ov	S	Z	SAT
SUB	reg1,reg2	rrrrr001101RRRRR	GR[reg2]←GR[reg2]–GR[reg1]	1	1	1	×	×	×	×	
SUBR	reg1,reg2	rrrr001100RRRRR	GR[reg2]←GR[reg1]–GR[reg2]	1	1	1	×	×	×	×	
SWITCH	reg1	00000000010RRRR	adr←(PC+2) + (GR [reg1] logically shift left by 1) PC←(PC+2) + (sign-extend (Load-memory (adr,Halfword)) logically shift left by 1	5	5	5					
SXB	reg1	00000000101RRRRR	GR[reg1]←sign-extend (GR[reg1] (7 : 0))	1	1	1					
SXH	reg1	00000000111RRRRR	GR[reg1]←sign-extend (GR[reg1] (15 : 0))	1	1	1					
TRAP	vector	000001111111iiii	EIPC       ←PC+4 (Restored PC)         EIPSW       ←PSW         ECR.EICC       ←Interrupt code         PSW.EP       ←1         PSW.ID       ←1         PC       ←00000040H         (when vector is 00H to 0FH)         00000050H         (when vector is 10H to 1FH)	3	3	3					
TST	reg1,reg2	rrrr001011RRRRR	result←GR[reg2] AND GR[reg1]	1	1	1		0	×	×	
TST1	bit#3,disp16[reg1]	11bbb111110RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Z flag←Not (Load-memory-bit (adr,bit#3))	3 Note 3	3 Note 3	3 Note 3				×	
	reg2, [reg1]	rrrr111111RRRRR 0000000011100110	adr←GR[reg1] Z flag←Not (Load-memory-bit (adr,reg2))	3 Note 3	3 Note 3	3 Note 3				×	
XOR	reg1,reg2	rrrr001001RRRRR	GR[reg2]←GR[reg2] XOR GR[reg1]	1	1	1		0	×	×	
XORI	imm16,reg1,reg2	rrrrr110101RRRRR	GR[reg2]←GR[reg1] XOR zero-extend (imm16)	1	1	1		0	×	×	
ZXB	reg1	00000000100RRRRR	GR[reg1]←zero-extend (GR[reg1] (7 : 0))	1	1	1					
ZXH	reg1	00000000110RRRRR	GR[reg1]←zero-extend (GR[reg1] (15 : 0))	1	1	1					

Notes 1. dddddddd: Higher 8 bits of disp9.

- 2. 3 if there is an instruction that rewrites the contents of the PSW immediately before.
- **3.** If there is no wait state (3 + the number of read access wait states).
- 4. n is the total number of list12 load registers. (According to the number of wait states. Also, if there are no wait states, n is the total number of list12 registers. If n = 0, same operation as when n = 1)
- 5. RRRRR: other than 00000.
- 6. The lower halfword data only are valid.
- 7. ddddddddddddddddd: The higher 21 bits of disp22.
- 8. ddddddddddddd: The higher 15 bits of disp16.
- 9. According to the number of wait states (1 if there are no wait states).
- **10.** b: bit 0 of disp16.
- 11. According to the number of wait states (2 if there are no wait states).

**Notes 12.** In this instruction, for convenience of mnemonic description, the source register is made reg2, but the reg1 field is used in the opcode. Therefore, the meaning of register specification in the mnemonic description and in the opcode differs from other instructions.

rrrrr = regID specification

- RRRRR = reg2 specification
- 13. iiiii: Lower 5 bits of imm9.
  - IIII: Higher 4 bits of imm9.
- 14. Do not specify the same register for general-purpose registers reg1 and reg3.
- **15.** sp/imm: specified by bits 19 and 20 of the sub-opcode.
- **16.** ff = 00: Load sp in ep.
  - 01: Load sign expanded 16-bit immediate data (bits 47 to 32) in ep.
  - 10: Load 16-bit logically left shifted 16-bit immediate data (bits 47 to 32) in ep.
  - 11: Load 32-bit immediate data (bits 63 to 32) in ep.
- **17.** If imm = imm32, n + 3 clocks.
- **18.** rrrrr: Other than 00000.
- 19. ddddddd: Higher 7 bits of disp8.
- 20. dddd: Higher 4 bits of disp5.
- 21. dddddd: Higher 6 bits of disp8.

# APPENDIX C REGISTER INDEX

Symbol	Name	Unit	(1/6 Page
ADCR	A/D conversion result register	ADC	420
ADIC	Interrupt control register	INTC	615
ADM	A/D converter mode register	ADC	417
ADS	Analog input channel specification register	ADC	419
ADTC0	Automatic data transfer address count register 0	CSI	496
ADTIO	Automatic data transfer interval specification register 0	CSI	502
ADTP0	Automatic data transfer address point specification register 0	CSI	500
ASIF0	Asynchronous serial interface transmit status register 0	UART	442
ASIF1	Asynchronous serial interface transmit status register 1	UART	442
ASIMO	Asynchronous serial interface mode register 0	UART	439
ASIM1	Asynchronous serial interface mode register 1	UART	439
ASISO	Asynchronous serial interface status register 0	UART	441
ASIS1	Asynchronous serial interface status register 1	UART	441
AWC	Address wait control register	BCU	165
BCC	Bus cycle control register	BCU	166
BRGC0	Baud rate generator control register 0	UART	460
BRGC1	Baud rate generator control register 1	UART	460
BRGCA0	Divisor selection register 0	CSI	500
BRGIC	Interrupt control register	INIC	615
BSC	Bus size configuration register	BCU	155
CKSR0	Clock select register 0	UART	459
CKSR1	Clock select register 1	UART	459
CMP00	8-bit timer H compare register 00	Timer	362
CMP01	8-bit timer H compare register 01	Timer	363
CMP10	8-bit timer H compare register 10	Timer	362
CMP11	8-bit timer H compare register 11	Timer	363
CORAD0	Correction address register 0	ROMC	665
CORAD1	Correction address register 1	ROMC	665
CORAD2	Correction address register 2	ROMC	665
CORAD3	Correction address register 3	ROMC	665
CORCN	Correction control register	ROMC	666
CR000	16-bit timer capture/compare register 000	Timer	274
CR001	16-bit timer capture/compare register 001	Timer	275
CR010	16-bit timer capture/compare register 010	Timer	274
CR011	16-bit timer capture/compare register 011	Timer	275
CR5	16-bit timer compare register 5	Timer	344, 350, 353
CR50	8-bit timer compare register 50	Timer	344
CR51	8-bit timer compare register 51	Timer	344

Symbol	Name	Unit	Page
CRC00	Capture/compare control register 00	Timer	280
CRC01	Capture/compare control register 01	Timer	280
CSI0IC0	Interrupt control register	INTC	615
CSI0IC1	Interrupt control register	INTC	615
CSIA0Bn	CSIA0 buffer RAMn (n = 0 to F)	CSI	502
CSIAIC0	Interrupt control register	INTC	615
CSIC0	Clocked serial interface clock selection register 0	CSI	472
CSIC1	Clocked serial interface clock selection register 1	CSI	472
CSIM00	Clocked serial interface mode register 00	CSI	470
CSIM01	Clocked serial interface mode register 01	CSI	470
CSIMA0	Serial operation mode specification register 0	CSI	497
CSIS0	Serial status register 0	CSI	498
CSIT0	Serial trigger register 0	CSI	499
CTPC	CALLT execution status saving register	CPU	56
CTPSW	CALLT execution status saving register	CPU	56
DBPC	Exception/debug trap status saving register	CPU	57
DBPSW	Exception/debug trap status saving register	CPU	57
DWC0	Data wait control register 0	BCU	163
ECR	Interrupt source register	CPU	54
EIPC	Interrupt status saving register	CPU	53
EIPSW	Interrupt status saving register	CPU	53
FEPC	NMI status saving register	CPU	54
FEPSW	NMI status saving register	CPU	54
IIC0	IIC shift register 0	I <sup>2</sup> C	542
IICC0	IIC control register 0	I <sup>2</sup> C	529
IICCL0	IIC clock selection register 0	I <sup>2</sup> C	539
IICF0	IIC flag register 0	I <sup>2</sup> C	537
IICIC0	Interrupt control register	INTC	615
IICS0	IIC status register 0	I <sup>2</sup> C	534
IICX0	IIC function expansion register 0	I <sup>2</sup> C	540
IMR0	Interrupt mask register 0	INTC	617
IMR1	Interrupt mask register 1	INTC	617
IMR3	Interrupt mask register 3	INTC	617
INTF0	External interrupt falling edge specification register 0	INTC	622
INTF9H	External interrupt falling edge specification register 9H	INTC	623
INTR0	External interrupt rising edge specification register 0	INTC	622
INTR9H	External interrupt rising edge specification register 9H	INTC	623
ISPR	In-service priority register	INTC	618
KRIC	Interrupt control register	INTC	615
KRM	Key return mode register	KR	636
OSTS	Oscillation stabilization time selection register	Standby	642

Symbol	Name	Unit	Page
P0	Port 0 register	Port	93
P0NFC	TIP00 noise elimination control register	Timer	296
P1NFC	TIP01 noise elimination control register	Timer	296
P3	Port 3 register	Port	96
P4	Port 4 register	Port	100
P5	Port 5 register	Port	102
P7	Port 7 register	Port	105
P9	Port 9 register	Port	107
PC	Program counter	CPU	51
PCC	Processor clock control register	CG	177
PCM	Port CM register	Port	112
PCS	Port CS register	Port	114
PCT	Port CT register	Port	115
PDL	Port DL register	Port	118
PF3H	Port 3 function register H	Port	98
PF4	Port 4 function register	Port	101
PF5	Port 5 function register	Port	103
PF9H	Port 9 function register H	Port	109
PFC3	Port 3 function control register	Port	98
PFC5	Port 5 function control register	Port	104
PFC9	Port 9 function control register	Port	109
PFCE3	Port 3 function control expansion register	Port	99
PFM	Power fail comparison mode register	ADC	442
PFT	Power fail comparison threshold register	ADC	442
PIC0	Interrupt control register	INTC	615
PIC1	Interrupt control register	INTC	615
PIC2	Interrupt control register	INTC	615
PIC3	Interrupt control register	INTC	615
PIC4	Interrupt control register	INTC	615
PIC5	Interrupt control register	INTC	615
PIC6	Interrupt control register	INTC	615
PLLCTL	PLL control register	CG	182, 412
PM0	Port 0 mode register	Port	93
PM3	Port 3 mode register	Port	96
PM4	Port 4 mode register	Port	100
PM5	Port 5 mode register	Port	102
PM9	Port 9 mode register	Port	107
PMC0	Port 0 mode control register	Port	94
PMC3	Port 3 mode control register	Port	97
PMC4	Port 4 mode control register	Port	101
PMC5	Port 5 mode control register	Port	103

Symbol	Name	Unit	Page
PMC9	Port 9 mode control register	Port	108
РМССМ	Port CM mode control register	Port	113
PMCCS	Port CS mode control register	Port	114
PMCCT	Port CT mode control register	Port	116
PMCDL	Port DL mode control register	Port	119
PMCM	Port CM mode register	Port	112
PMCS	Port CS mode register	Port	114
PMCT	Port CT mode register	Port	115
PMDL	Port DL mode register	Port	118
PRCMD	Command register	CPU	80
PRM00	Prescaler mode register 00	Timer	283
PRM01	Prescaler mode register 01	Timer	283
PRSCM	Interval timer BRG compare register	Timer	387
PRSM	Interval timer BRG mode register	Timer	386
PSC	Power save control register	Standby	640
PSMR	Power save mode register	Standby	641
PU0	Pull-up resistor option register 0	Port	94
PU3	Pull-up resistor option register 3	Port	99
PU4	Pull-up resistor option register 4	Port	101
PU5	Pull-up resistor option register 5	Port	104
PU9	Pull-up resistor option register 9	Port	111
r0 to r31	General-purpose registers	CPU	51
RTBH0	Real-time output buffer register H0	RTP	406
RTBL0	Real-time output buffer register L0	RTP	406
RTPC0	Real-time output port control register 0	RTP	408
RTPM0	Real-time output port mode register 0	RTP	407
RXB0	Receive buffer register 0	UART	443
RXB1	Receive buffer register 1	UART	443
SIO00	Serial I/O shift register 0	CSI	477
SIO01	Serial I/O shift register 1	CSI	477
SIOA0	Serial I/O shift register A0	CSI	496
SIOA1	Serial I/O shift register A1	CSI	496
SIRB0	Clocked serial interface receive buffer register 0	CSI	473
SIRB0L	Clocked serial interface receive buffer register 0L	CSI	473
SIRB1	Clocked serial interface receive buffer register 1	CSI	473
SIRB1L	Clocked serial interface receive buffer register 1L	CSI	473
SIRBE0	Clocked serial interface read-only receive buffer register 0	CSI	474
SIRBE0L	Clocked serial interface read-only receive buffer register 0L	CSI	474
SIRBE1	Clocked serial interface read-only receive buffer register 1	CSI	474
SIRBE1L	Clocked serial interface read-only receive buffer register 1L	CSI	474

Symbol	Name	Unit	Page
SOTB0	Clocked serial interface transmit buffer register 0	CSI	475
SOTB0L	Clocked serial interface transmit buffer register 0L	CSI	475
SOTB1	Clocked serial interface transmit buffer register 1	CSI	475
SOTB1L	Clocked serial interface transmit buffer register 1L	CSI	475
SOTBF0	Clocked serial interface initial transmit buffer register 0	CSI	476
SOTBF0L	Clocked serial interface initial transmit buffer register 0L	CSI	476
SOTBF1	Clocked serial interface initial transmit buffer register 1	CSI	476
SOTBF1L	Clocked serial interface initial transmit buffer register 1L	CSI	476
SREIC0	Interrupt control register	INTC	615
SREIC1	Interrupt control register	INTC	615
SRIC0	Interrupt control register	INTC	615
SRIC1	Interrupt control register	INTC	615
STIC0	Interrupt control register	INTC	615
STIC1	Interrupt control register	INTC	615
SVA0	Slave address register 0	I <sup>2</sup> C	542
SYS	System status register	CPU	80
TCL50	Timer clock selection register 50	Timer	345
TCL51	Timer clock selection register 51	Timer	345
TM00	16-bit timer counter 00	Timer	274
TM01	16-bit timer counter 01	Timer	274
TM0IC00	Interrupt control register	INTC	615
TM0IC01	Interrupt control register	INTC	615
TM0IC10	Interrupt control register	INTC	615
TM0IC11	Interrupt control register	INTC	615
TM5	16-bit timer counter 5	Timer	343
TM50	8-bit timer counter 50	Timer	343
TM51	8-bit timer counter 51	Timer	343
TM5IC0	Interrupt control register	INTC	615
TM5IC1	Interrupt control register	INTC	615
TMC00	16-bit timer mode control register 00	Timer	278
TMC01	16-bit timer mode control register 01	Timer	278
TMC50	8-bit timer mode control register 50	Timer	346
TMC51	8-bit timer mode control register 51	Timer	346
TMCYC0	8-bit timer H carrier control register 0	Timer	367
TMCYC1	8-bit timer H carrier control register 1	Timer	367
TMHIC0	Interrupt control register	INTC	615
TMHIC1	Interrupt control register	INTC	615
TMHMD0	8-bit timer H mode register 0	Timer	365
TMHMD1	8-bit timer H mode register 1	Timer	366
TOC00	16-bit timer output control register 00	Timer	281
TOC01	16-bit timer output control register 01	Timer	281

			(6/6
Symbol	Name	Unit	Page
TP0CCIC0	Interrupt control register	INTC	615
TP0CCIC1	Interrupt control register	INTC	615
TP0CCR0	TMP0 capture/compare register 0	Timer	193
TP0CCR1	TMP0 capture/compare register 1	Timer	195
TP0CNT	TMP0 counter read buffer register	Timer	197
TP0CTL0	TMP0 control register 0	Timer	187
TP0CTL1	TMP0 control register 1	Timer	188
TP0IOC0	TMP0 I/O control register 0	Timer	189
TP0IOC1	TMP0 I/O control register 1	Timer	190
TP0IOC2	TMP0 I/O control register 2	Timer	191
TP0OPT0	TMP0 option register 0	Timer	192
TP0OVIC	Interrupt control register	INTC	615
TXB0	Transmit buffer register 0	UART	444
TXB1	Transmit buffer register 1	UART	444
VSWC	System wait control register	CPU	82
WDCS	Watchdog timer clock selection register	WDT	397
WDT1IC	Interrupt control register	INTC	615
WDTE	Watchdog timer enable register	WDT	403
WDTM1	Watchdog timer mode register 1	WDT	398, 620
WDTM2	Watchdog timer mode register 2	WDT	402
WTIC	Interrupt control register	INTC	615
WTIIC	Interrupt control register	INTC	615
WTM	Watch timer operation mode register	WT	390

# D.1 Major Revisions in This Edition

	(1/3
Page	Description
Throughout	Modification of oscillation frequency
p. 26	Modification of 1.4 Ordering Information
p. 45	Modification of 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins
p. 48	Modification of 2.4 Pin I/O Circuits
p. 52	Modification of Table 3-2 System Register Numbers
p. 82	Modification of 3.4.8 (1) (a) System wait control register (VSWC)
p. 83	Modification of 3.4.8 (1) (b) Access to special on-chip peripheral I/O register
p. 85	Modification of 3.4.8 (2) Restriction on conflict between sld instruction and interrupt request
p. 88	Modification of Table 4-3 Reading to/Writing from Pn Register
p. 191	Addition of Caution to 7.4 (5) TMP0 I/O control register 2 (TP0IOC2)
p. 200	Modification of Figure 7-4 Register Setting for Interval Timer Mode Operation
p. 209	Modification of Figure 7-10 Basic Timing in External Event Count Mode
p. 213	Addition of Caution to 7.5.2 (2) Operation timing in external event count mode
p. 218	Modification of Figure 7-17 Basic Timing in External Trigger Pulse Output Mode
p. 218	Addition of description to 7.5.3 External trigger pulse output mode (TP0MD2 to TP0MD0 bits = 010)
p. 225	Modification of figure in 7.5.3 (2) (b) 0%/100% output of PWM waveform
p. 233	Modification of Figure 7-23 Software Processing Flow in One-Shot Pulse Output Mode
p. 243	Modification of figure in 7.5.5 (2) (b) 0%/100% output of PWM waveform
p. 263	Modification of 7.5.7 Pulse width measurement mode (TP0MD2 to TP0MD0 bits = 110)
pp. 272 to 340	Modification of expression in CHAPTER 8 16-BIT TIMER/EVENT COUNTER 0
p. 362	Modification of 10.2 (1) 8-bit timer H compare register n0 (CMPn0)
p. 363	Modification of 10.2 (2) 8-bit timer H compare register n1 (CMPn1)
p. 370	Addition of Note to Figure 10-3 Timing of Interval Timer/Square Wave Output Operation
p. 378	Modification of Figure 10-6 Transfer Timing
p. 379	Modification of 10.4.3 (2) Setting
p. 388	Modification of 11.1.4 (1) Operation of interval timer BRG
p. 402	Addition of Caution to 12.2.3 (1) Watchdog timer mode register 2 (WDTM2)
p. 403	Addition of Caution to 12.2.3 (2) Watchdog timer enable register (WDTE)
p. 417	Modification of 14.3 (1) A/D converter mode register (ADM)
p. 419	Addition of Caution to 14.3 (2) Analog input channel specification register (ADS)
p. 422	Addition of Caution to 14.3 (4) Power fail comparison mode register (PFM)
p. 422	Addition of Caution to 14.3 (5) Power fail comparison threshold register (PFT)
p. 424	Modification of 14.4.2 A/D conversion operation
p. 426	Modification of Figure 14-5 Example of How to Reduce Power Consumption in Standby Mode

Page	Description
p. 430	Addition of 14.5 (12) Variation of A/D conversion results
p. 430	Addition of 14.5 (13) A/D conversion result hysteresis characteristics
p. 431	Addition of 14.5 (14) Writing to register during A/D conversion
p. 525	Modification of Figure 18-1 Block Diagram of I <sup>2</sup> C0
pp. 529 to 533	Modification of 18.3 (1) IIC control register 0 (IICC0)
pp. 534, 535	Modification of 18.3 (2) IIC status register 0 (IICS0)
p. 538	Modification of 18.3 (3) IIC flag register 0 (IICF0)
p. 539	Modification of 18.3 (4) IIC clock selection register 0 (IICCL0)
p. 540	Modification of 18.3 (5) IIC function expansion register 0 (IICX0)
p. 542	Modification of 18.3 (7) IIC shift register 0 (IIC0)
p. 542	Modification of 18.3 (8) Slave address register 0 (SVA0)
p. 547	Modification of 18.5.4 ACK
p. 551	Addition of 18.5.7 Wait state cancellation method
pp. 552 to 573	Modification of 18.6 I <sup>2</sup> C Interrupt Request Signals (INTIIC0)
p. 576	Modification of 18.10 Extension Code
p. 579	Modification of 18.13.1 When communication reservation function is enabled (IICF0.IICRSV0 bit = 0)
o. 579	Modification of Table 18-6 Wait Periods
o. 582	Modification of Table 18-7 Wait Periods
o. 583	Addition of 18.14 Cautions
pp. 584 to 591	Modification of 18.15 Communication Operations
p. 590	Modification of Figure 18-18 Slave Operation Flowchart (1)
p. 591	Modification of Figure 18-19 Slave Operation Flowchart (2)
op. 593 to 595	Modification of Figure 19-20 Example of Master to Slave Communication
pp. 596 to 598	Modification of Figure 19-21 Example of Slave to Master Communication
p. 644	Modification of Table 21-3 Operation Status in HALT Mode
p. 647	Modification of Table 21-5 Operation Status in IDLE Mode
p. 650	Modification of Table 21-7 Operation Status in STOP Mode
p. 653	Modification of Table 21-8 Operation Status in Subclock Operation Mode
p. 654	Addition of Caution to 21.7.1 Setting and operation status
p. 656	Modification of Table 21-10 Operation Status in Sub-IDLE Mode
p. 659	Modification of Table 22-1 Hardware Status on RESET Pin Input or Occurrence of WDTRES2 Signal
o. 659	Modification of Table 22-2 Hardware Status on Occurrence of WDTRES1 Signal
o. 661	Addition of Figure 22-4 Timing of Reset Operation by Watchdog Timer 1
p. 661	Addition of Figure 22-5 Timing of Reset Operation by Watchdog Timer 2
o. 662	Addition of Caution to 23.1 Overview
o. 671	Modification of Table 25-2 Basic Functions
p. 671	Modification of Table 25-3 Security Functions
p. 672	Addition of Table 25-4 Security Setting
p. 673	Addition of 25.3 (1) Security setting by PG-FP4 (Security flag settings)
pp. 678, 679	Modification of Figure 25-6 Wiring Example of V850ES/KF1 Flash Writing Adapter (FA-80GC-8BT-A, FA 80GK-9EU-A)

	(3/3)
Page	Description
p. 682	Modification of Table 25-7 Flash Memory Control Commands
p. 689	Modification of 25.5.2 (2) Interrupt support
p. 690	Modification of Figure 25-17 Standard Self Programming Flow
p. 692	Modification of 25.5.6 Internal resources used
pp. 695, 696	Modification of Figure 26-1 Wiring Example of V850ES/KF1 Flash Writing Adapter (FA-80GC-8BT-A, FA- 80GK-9EU-A)
pp. 707 to 709	Addition of CHAPTER 27 ON-CHIP DEBUG FUNCTION
pp. 710 to 746	Modification of CHAPTER 28 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE- POWER FLASH MEMORY VERSION)
pp. 761, 762, 772, 775	Modification of CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)
p. 797	Modification of CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS)
p. 817	Modification of CHAPTER 31 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS)
pp. 826 to 830	Modification of CHAPTER 33 RECOMMENDED SOLDERING CONDITIONS
p. 833	Modification of Figure A-1 Development Tool Configuration
pp. 836, 837	Modification of A.4.3 When using IECUBE QB-V850ESKX1H
pp. 838, 839	Addition of A.4.4 When using MINICUBE QB-V850MINI

# D.2 Modifications from Document Number U15862EJ4V1UD00

dition	Description	Applied to:
st	<ul> <li>Extraction of only descriptions concerning V850ES/KF1</li> <li>Addition of following products         µPD703211, 703211Y, 70F3210H, 70F3210HY, 70F3211H, 70F3211HY</li> <li>Addition of pins supporting added products</li> <li>Addition of internal ROM, RAM, and flash memory capacities of added products</li> </ul>	Throughout
	Modification of description in 1.7 Overview of Functions	CHAPTER 1 INTRODUCTION
	Modification of description in 3.3 (2) Flash memory programming mode	CHAPTER 3 CPU FUNCTIONS
	Addition of 3.4.4 (1) (a) Internal ROM (256 KB)	
	Addition of 3.4.4 (2) (a) Internal RAM (12 KB)	
	Modification of description in 3.4.6 Peripheral I/O registers	
	Modification of description in 3.4.8 (1) (a) System wait control register (VSWC) and (b) Access to special on-chip peripheral I/O register	
	Addition of 3.4.8 (2) Restriction on conflict between sld instruction and interrupt request	
	Addition of 4.3 (5) Port n function control expansion register (PFCEn)	CHAPTER 4 PORT FUNCTIONS
	Modification of description in Figure 4-1 Register Settings and Pin Functions	
	Modification of description in 4.3.2 (5) Port 3 function control register (PFC3)	
	Addition of 4.3.2 (6) Port 3 function control expansion register (PFCE3)	
	Addition of 4.3.2 (8) Specifying alternate-function pins of port 3	
	Modification of Figures 4-3 to 4-26 (partial addition)	
	Modification of description in Table 4-14 Settings When Port Pins Are Used for Alternate Functions	
	Addition of CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)	CHAPTER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
	Addition of Caution 1 in 17.3 (7) CSIA0 buffer RAM (CSIA0Bm)	CHAPTER 17 CLOCKED SERIAL INTERFACE A (CSIA) WITH AUTOMATIC TRANSMIT/RECEIVI FUNCTION
	Modification of description in <b>19.9 Periods in Which Interrupts Are Not</b> Acknowledged by CPU	CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION
	Modification of bit 7 in 21.2 (2) Power save mode register (PSMR)	CHAPTER 21 STANDBY FUNCTION
	Addition of CHAPTER 25 FLASH MEMORY (SINGLE POWER)	CHAPTER 25 FLASH MEMORY (SINGLE POWER)
	Addition of CHAPTER 27 ELECTRICAL SPECIFICATIONS (256 KB MASK ROM VERSION, SINGLE-POWER FLASH MEMORY VERSION) (TARGET)	CHAPTER 27 ELECTRICAL SPECIFICATIONS (SINGLE- POWER FLASH MEMORY VERSION) (TARGET)

		(2/2)
Edition	Description	Applied to:
1st	Modification of bus timing, basic operation, and timer timing in CHAPTER 28 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)	CHAPTER 28 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)
	Modification of basic operation and timer timing in CHAPTER 29 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS) (TARGET)	CHAPTER 29 ELECTRICAL SPECIFICATIONS ((A1) GRADE PRODUCTS) (TARGET)
	Modification of basic operation and timer timing in CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS) (TARGET)	CHAPTER 30 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS) (TARGET)
	Addition of APPENDIX A DEVELOPMENT TOOLS	APPENDIX A DEVELOPMENT TOOLS
	Addition of APPENDIX B INSTRUCTION SET LIST	APPENDIX B INSTRUCTION SET LIST

For further information, please contact:

#### **NEC Electronics Corporation**

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

### [America]

### NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/ [Europe]

#### NEC Electronics (Europe) GmbH Arcadiastrasse 10

40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

#### Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

#### **Munich Office**

Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

#### Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

#### United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

#### Succursale Française

9, rue Paul Dautier, B.P. 52180 78142 Velizy-Villacoublay Cédex France Tel: 01-3067-5800

### Sucursal en España

Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

### Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

### Filiale Italiana

Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

### **Branch The Netherlands**

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

### [Asia & Oceania]

#### NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

### NEC Electronics Shanghai Ltd.

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai P.R. China P.C:200120 Tel: 021-5888-5400 http://www.cn.necel.com/

### NEC Electronics Hong Kong Ltd.

12/F., Cityplaza 4, 12 Taikoo Wan Road, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

### Seoul Branch

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737

### NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

### NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/