Power

Zero-Standby

20-Pin EPLD

Features

- 20-pin Universal EPLD
- Virtually Zero Standby Power
- Functional Replacement for Common 20-Pin Programmable Devices loL = 24 mA
- High Performance CMOS EPROM Cell Technology

Erasable

Reconfigurable

100% Testable

- 25 ns and 35 ns Max Propagation Delay (Commercial)
- 30 ns and 40 ns Max Propagation Delay (Industrial)
- . Up to 18 Inputs and 8 Input/Output Macrocells
- Programmable Output Polarity
- · Power-Up Reset on all Registers
- Register Preload Capability
- Synchronous Preset/Asynchronous Reset
- Security Fuse to Protect Duplication of Proprietary Designs
- Design Support Provided using many Popular Software Development Packages for PLDs
- Available in 300-mil-wide DIP with Quartz Window, Plastic DIP (OTP), or PLCC (OTP)
- Second Source to Signetic's PLC18V8Z/I

Description

The AT18V8Z is a universal EPLD featuring high performance and virtually zero-standby power for power-sensitive applications. It is a reliable, user-configurable substitute for discrete TTL/CMOS logic. While compatible with TTL and HCT logic, the AT18V8Z can also replace HC logic over the V_{CC} range of 4.5 to 5.5 V.

The AT18V8Z is a two-level logic element comprised of ten inputs, 74 AND gates (product terms), and eight output Macrocells.

Each output features an "Output Macrocell" which can be individually configured as a dedicated input, a combinatorial output, or a registered output with internal feedback. As a result, the AT18V8Z is capable of emulating all common 20-pin programmable logic devices to reduce documentation, inventory, and manufacturing costs.


A power-up reset function and a Register Preload function have been incorporated into the AT18V8Z architecture to facilitate state machine design and testing.

With a standby current of less than $100~\mu A$ and active power consumption of 1.5~mA/MHz, the AT18V8Z is ideally suited for power-sensitive applications in battery-operated/backed portable instruments and computers.

The AT18V8Z is also processed to industrial requirements for operation over an extended temperature range of -40 $^{\circ}$ C to +85 $^{\circ}$ C and supply voltage of 4.5 V to 5.5 V.

Pin Configurations

Pin Name	Function
I#/CLK	Clock and Logic Input
I#/OE	Output Enable and Logic Input
i#	Logic Inputs
F#	Bidirectional Buffers
	No Internal Connection
Vcc	+5 V Supply






AMEL

1-47

1074177 0007178 573



Logic Diagram



Notes:

In the unprogrammed or virgin state:

- 1. All cells are in a conductive state.
- 2. All AND gate locations are pulled to a logic "0" (Low).
- 3. Output polarity is inverting.
 - Denotes a programmable cell location.

- Pins 1 and 11 are configured as Inputs 0 and 9, respectively, via the configuration cell. The clock and OE functions are disabled.
- All output macrocells (OMCs) are configured as bidirectional I/O, with the outputs disabled via the direction term.

1-48

AT18V8Z


1074177 0007179 40T **=**

Absolute Maximum Ratings*

Operating Temperature (Commercial)0°C to +75°C
Operating Temperature (Industrial)40°C to +85°C
Storage Temperature65°C to +150°C
Supply Voltage0.5 to +7 VD
Operating Supply Voltage (Commercial)4.75 to 5.25 V _D
Operating Supply Voltage (Industrial)4.5 to 5.5 VD
Input Voltages (including N.C. Pins) with Respect to Ground0.5 V to Vcc+0.5 Vpc
Output Voltages with Respect to Ground0.5 V to Vcc+0.5 Vpc
Input Currents10 to +10 m/
Output Currents+24 m/

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Functional Diagram



PAL Device to AT18V8Z Output Pin Configuration Cross Reference

Pin	AT18V8Z	16L8 16H8 16P8 16P8	16R4 16RP4	16R6 16RP6	16R8 16RP8	16L2 16H2 16P2	14L4 14H4 14P4	12L6 12H6 12P6	10L8 10H8 10P8
1	lo/CLK	I	CLK	CLK	CLK	ı	1	1	ı
19	F7	В	В	В	D	Ī	1	ı	0
18	F6	В	В	D	D	1	ī	0	0
17	F5	В	D	D	D	Ī	0	0	0
16	F4	В	D	D	D	0	0	0	0
15	F3	В	D	D	D	0	0	0	0
14	F2	В	D	D	D	1	0	0	0
13	F1	В	В	D	D	ı		0	0
12	F0	В	В	В	D	1	ī	ī	0
11	l₀∕ŌĒ	ı	ŌĒ	ŌĒ	ŌĒ	ı	1	ı	i

The Atmel state-of-the-art floating-gate CMOS EPROM process yields bipolar equivalent performance at less than one-quarter the power consumption. The erasable nature of the EPROM process enables Atmel to functionally test the devices prior to shipment to

the customer. Additionally, this allows Atmel to extensively stress test, as well as ensure the threshold voltage of each individual EPROM cell. 100% programming yield is subsequently guaranteed.

PAL may be a registered trademark of AMD Corp.




1-49

1074177 0007180 121



Output Macrocell (OMC)



Note:

Denotes a programmable cell location.

The Output Macrocell (OMC)

The AT18V8Z series devices have eight individually programmable Output Macrocells. The 72 AND inputs (or product terms) from the programmable AND array are connected to the eight OMCs in groups of nine. Eight of the AND terms are dedicated to logic functions; the ninth is for asynchronous direction control, which enables/disables the respective bidirectional I/O pin. Two product terms are dedicated for the Synchronous Preset and Asynchronous Reset functions.

Each OMC can be independently programmed via 16 architecture control bits, $AC1_n$ and $AC2_n$ (one pair per macrocell). Similarly, each OMC has a programmable output polarity control bit (X_n) . By configuring the pair of architecture control bits according to the configuration cell table, four different configurations may be implemented. Note that the configuration cell is automatically programmed based on the OMC configuration.

Design Security

The AT18V8Z series devices have a programmable security fuse that controls the access to the data programmed in the device.

Configuration Cell

A single configuration cell controls the functions of Pins 1 and 11. Refer to Functional Diagram. When the configuration cell is programmed, Pin 1 is a dedicated clock and Pin 11 is dedicated for output enable. When the configuration cell is unprogrammed, Pins 1 and 11 are both dedicated inputs. Note that the output enable for all registered OMCs is common—from Pin 11 only. Output enable control of the bidirectional I/O OMCs is provided from the AND array via the direction product term.

If any one OMC is configured as registered, the configuration cell will be automatically configured (via the design software) to ensure that the clock and output enable functions are enabled on Pins 1 and 11, respectively. If none of the OMCs are registered, the configuration cell will be programmed such that Pins 1 and 11 are dedicated inputs. The programming codes are as follows:

Pin 1 = CLK, Pin 11 = OE	L
Pin 1 and Pin 11 = Input	Н

	Conti	rol Cell Configur	ations	
Function	AC1 _n	AC2n	Config. Cell	Comments
Registered Mode	Programmed	Programmed	Programmed	Dedicated clock from Pin 1. OE control for all registered OMCs from Pin 11 only.
Bidirectional I/O mode ⁽¹⁾	Unprogrammed	Unprogrammed	Unprogrammed	Pins 1 and 11 are dedicated inputs. 3-State control from AND array only.
Fixed input mode	Unprogrammed	Programmed	Unprogrammed	Pins 1 and 11 are dedicated inputs.
Fixed output mode	Programmed	Unprogrammed	Unprogrammed	Pins 1 and 11 are dedicated inputs. The feedback path (via FMux) is disabled.

Note


1-50


1. This is the virgin state as shipped by the factory.

AT18V8Z =


1074177 0007181 068 📟

Architecture Control: AC1 and AC2






OMC Configuration	Code
Bidirectional I/O ⁽¹⁾ (Combinatorial)	В




OMC Configuration	Code
Fixed Output	0



OMC Configuration	Code
Fixed Input	1



OMC Configuration	Code
Pin 1 = CLK	
Pin 11 = \overline{OE}	-



Notes:

- A factory shipped unprogrammed device is configured such that:
- This is the initial unprogrammed state. All cells are in a conductive state.
- 2. All AND gates are pulled to a logic "O" (Low).
- 3. Output polarity is inverting.
- Pins 1 and 11 are configured as inputs 0 and 9. The clock and OE functions are disabled.
- All Output Macrocells (OMCs) are configured as bidirectional I/O, with the outputs disabled via the direction term.
- 6. This configuration cannot be used if any OMCs are configured as registered (Code = D). The configuration cell will be automatically configured to ensure that the clock and output enable functions are enabled on Pins 1 and 11, respectively, if any one OMC is programmed as registered.



1-51

1074177 0007182 TT4 |



D.C. Characteristics


 $T_{AC} = 0^{\circ}C$ to +75°C, $V_{CC} = 4.75$ V to 5.25 V; $T_{AI} = -40^{\circ}C$ to 85°C, $V_{CC} = 4.5$ V to 5.25 V; $R_2 = 390$ Ω

Symbol	Parameter	Condition	Min	Тур	Max	Units
VIL	Input Low Voltage	Vcc = Min	-0.3		8.0	V
ViH	Input High Voltage	Vcc = Max	2.0		Vcc+0.3	٧
Vol. (2)	Output Low Voltage	Vcc = Min, loL = 24 mA			0.500	٧
	6	Vcc = Min, lon = -3.2 mA	2.4			٧
Vон ⁽²⁾	Output High Voltage	Vcc = Min, loн = -20 μA	Vcc-0.1 V			٧
liL	Input Low Current	V _{IN} = GND			-10	μΑ
liH ⁽⁷⁾	Input High Current	VIN = VCC			10	μΑ
		Vout = Vcc			10	μΑ
lo(off)	Hi-Z State Output Current	Vout = GND			-10	μΑ
los (3)	Short Circuit Output Current	Vout = GND			-130	mA
Icc	Vcc Standby Supply Current	V _{CC} = Max, V _{IN} = 0 or V _{CC} ⁽⁸⁾			100	μА
ICC/f ⁽⁴⁾	Vcc Active Supply Current	V _{CC} = Max (CMOS Inputs) ^(5,6)			1.5	mA/MHz
Cı	Input Capacitance	VCC = 5 V, VIN = 2.0 V		12		рF
Св	I/O Capacitance	V _B = 2.0 V		15		pF

Notes:

- 1. All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = +25 ^{\circ}\text{C}$.
- 2. All voltage values are with respect to network ground terminal.
- Duration of short-circuit should not exceed one second. Test one at a time
- 4. Tested with TLL input levels: V_{IL} = 0.45 V, V_{IH} = 2.4 V. Measured with all outputs switching.
- 5. $\Delta I_{CC}/TLL$ input = 2 mA.
- ΔI_{CC} vs. frequency (registered configuration) = 2 mA/MHz.
- 7. IIL for Pin 1 (Io/CLK) is \pm 10 μ A with $V_{IN} = 0.4 \text{ V}$.
- 8. V_{IN} includes CLK and \overline{OE} if applicable.

A.C. Test Conditions




Notes:

C1 and C2 are to bypass VCC to GND.

 $C_L = 50 \text{ pF}$

 $R_1 = 200 \Omega$ $R_2 = 390 \Omega$

Voltage Waveforms Input Pulses



Note: All circuit delays are measured at the +1.5 V level of inputs and outputs, unless otherwise specified.

1-52 AT18V8Z =

🛮 1074177 0007183 930 📟

A.C. Read Characteristics

Tac = 0°C to +75°C, Vcc = 4.75 V to 5.25 V; Tal = -40°C to 85°C, Vcc = 4.5 V to 5.25 V; R₂ = 390 Ω

	!			AT18V8Z								
				-	25	-:	30	-	35 mm.)		35 d.)	
Symbol	Parameter	From	To	Min	Max	Min	Max	Min	Max	Min	Max	Units
tckp	Clock Period (Minimum tis + tcko)	CLK+	CLK+	33		40		47		57		ns
tckH	Clock Width High	CLK+	CLK-	15		20		20		25		ns
tckl	Clock Width Low	CLK-	CLK+	15		20		20		25		ns
tarw	Asynchronous Reset Pulse Width	l±, F±	l±, F±	25		30		35		40		ns
tıн	Input or Feedback Data Hold Time	CLK+	Input±	0		0		0		0		ns
tis	Input of Feedback Data Setup Time	l±, F±	CLK+	18		2		25		30		ns
tpD	Delay from Input to Active Output	l±, F±	F±		25		30		35		40	ns
tско	Clock High to Output Valid Access Time	CLK+	F±		15		18		22		27	ns
tOE1	Product Term Enable to Outputs Off	l±, F±	F±		25		30		35		40	ns
top1	Pin 11 Output Disable to Outputs Off	Ŀ, F±	F±		25		30		35		40	ns
top2	Pin 11 Output Disable High to Outputs Off	OE-	F±		20		25		25		30	ns
tOE2	Pin 11 Output Enable to Active Output	OE+	F±		20		25		25		30	ns
tard	Asynchronous Reset Delay	I±, F±	F+		30		35		35		40	ns
tarr	Asynchronous Reset Recovery Time	l±, F±	CLK+	20		25		25		30		ns
tspr	Synchronous Preset Recovery Time	l±, F±	CLK+	20		25		25		30		ns
tppR	Power-Up Reset	Vcc+	F+		25		30		35		40	ns
fMAX	Maximum Frequency	I/(tiS + tCl	(O)		30		25		21		18	ns






Power Up Reset

In order to facilitate state machine design and testing, a powerup reset function has been incorporated in the AT18V8Z. All internal registers will reset to Active-Low (logical "0") after a specified period of time (IPPR).


Therefore, any OMC that has been configured as a registered output will always produce an Active-High on the associated

output pin because of the inverted output buffer. The internal feedback (Q) of a registered OMC will also be set Low. The programmed polarity of OMC will not affect the Active-High output condition during a system power-up condition.

Switching Waveforms Timing Diagram



Power Up Reset Timing Diagram




Note:

Diagram presupposes that the outputs (F) are enabled. The reset occurs regardless of the output condition (enabled or disabled).


1-54 AT18V8Z

. 1074177 0007185 703 **...**

Asynchronous Reset Timing Diagram



Synchronous Preset Timing Diagram










Register Preload Function (Diagnostic Mode Only)

In order to facilitate the testing of state machine/controller designs, a diagnostic mode register preload feature has been incorporated into the AT18V8Z series device. This feature enables the user to load the registers with predetermined states while a super voltage is applied to Pins 11 and 6 (I_g/OE and I₅). (See diagram for timing and sequence).

To read the data out, Pins 11 and 6 must be returned to normal TLL levels. The outputs, F₀₋₇, must be enabled in order to read data out. The Q outputs of the registers will reflect data in as input via F₀₋₇ during preload. Subsequently, the register Q output via the feedback path will reflect the data in as input via F₀₋₇. Refer to the voltage waveform for timing and voltage references. tp_L = 10 µsec.

Register Preload (Diagnostic Mode)



AT18V8Z

| 1074177 OOO7187 586 🔤

1-56

Logic Programming

The AT18V8Z series is fully supported by industry standard (JEDEC compatible) PLD CAD tools, ABEL™ and CUPL™ design packages also support the AT18V8Z architecture.

All packages allow Boolean and state equation entry formats. ABEL and CUPL also accept, as input, schematic capture format.


AT18V8Z logic designs can also be generated using the program table entry format, which is detailed on the following pages.


With Logic programming, the AND/OR/Ex-OR gate input connections necessary to implement the desired logic function are

coded directly from logic equations using the Program Table. Similarly, various OMC configurations are implemented by programming the Architecture Control bits AC1 and AC2. Note that the configuration cell is automatically programmed based on the OMC configuration.

In this table, the logic state of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:

Output Polarity (O, B)









Active Level Code Non-inverting

"AND" Array (I, B)



Code	State	Code				
_	Inactive ⁽¹⁾	0				
	Code	- Care				



I, B

State Code Ī. B

Note:

1. A factory-shipped unprogrammed device is configured such that all cells are in a conductive state.

ABEL and CUPL may be registered trademarks of others.



1-57

1074177 0007188 412



Erasure Characteristics (For Quartz Window Packages Only)

The erasure characteristics of the AT18V8Z Series devices are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lighting could erase a typical AT18V8Z in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the AT18V8Z is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the AT18V8Z is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15 Wsec/cm². The erasure time with this dosage is approximately 30 to 35 minutes using an ultraviolet lamp with a 12,000 $\mu\text{W/cm}^2$ power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a CMOS EPLD can be exposed to without damage is 7258 Wsec/cm². Exposure of these CMOS EPLDs to high intensity UV light for longer periods may cause permanent damage.

Programing

The AT18V8Z is programmable on conventional programmers for 20-pin PAL devices.

Refer to the following charts for qualified manufacturers of programmers and software tools:

Programmer Manufacturer	Programmer Model	Family/Pinout Codes	
Data I/O Corporation 10525 Willows Road, N.E. P.O. Box 97046 Redmond, Washington 98073-9746 (800) 247-5700	System 29B, LogicPak TM 303A-011A; V09 (DIL) 303A-011B; VO4 (PLCC) UNISITE 40/48 V2.6 (DIL) Chipsite (PLCC)-V2.8 MODEL 60 360A001 (DIL) 360A006 (PLCC)	86/4F	
Stag Microsystems, Inc. 1600 Wyatt Drive, Suite 3 Santa Clara, California 95054 (408) 988-1118	ZL30/30A Programmer Rev. 30A34 (DIL) 30A001 Adaptor (PLCC) PPZ Programmer TBA	12/205	


Software Manufacturer	Development System		
Signetics Company 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 (408) 991-2000	SNAP Rev. 1.6 and later SLICE Rev. 1.0 and later AMAZE Software Rev. 1.8 and later		
Data I/O Corporation 10525 Willows Road, N.E. P.O. Box 97046 Redmond, Washington 98073-9746 (800) 247-5700	ABEL™ Software		
Logical Devices, Inc. 1201 Northwest 65th Place Fort Lauderdale, Florida 33309 (800) 331-7766	CUPL™ Software		


AT18V8Z

1-58

1074177 0007189 359

Snap Resource Summary Designations





Note:


Denotes a programmable cell location.



1-59

1074177 0007190 070






f (MHz)

8

10

2



AT18V8Z

| 1074177 0007191 TO7 |

Ordering Information

t _{PD} (ns)	ts (ns)	tco (ns)	Ordering Code	Package	Operation Range
25	18	15	AT18V8Z-25DC AT18V8Z-25JC AT18V8Z-25PC	20DW3 20J 20P3	Commercial (0°C to 70°C)
30	22	18	AT18V8Z-30DI AT18V8Z-30JI AT18V8Z-30PI	20DW3 20J 20P3	Industrial (-40°C to 85°C)
35	25	22	AT18V8Z-35DC AT18V8Z-35JC AT18V8Z-35PC	20DW3 20J 20P3	Commercial (0°C to 70°C)
40	30	27	AT18V8Z-40DI AT18V8Z-40JI AT18V8Z-40PI	20DW3 20J 20P3	Industrial (-40°C to 85°C)

Package Type				
20DW3	20 Lead, 0.300" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)			
20J	20 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)			
20P3	20 Lead, 0.300" Wide Plastic Dual Inline Package OTP (PDIP)			

