HYB18T1G161C2F-16/20/25

1-Gbit Double-Data-Rate-Two SDRAM DDR2 SDRAM EU RoHS Compliant Products



Rev. 1.00





HYB18T1G	HYB18T1G161C2F-16/20/25							
Revision History: 2008-08, Rev. 1.00								
Page	Subjects (major changes since last revision)							
All	Adapted Internet Edition							

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: techdoc@qimonda.com



Overview

This chapter gives an overview of the 1-Gbit Double-Data-Rate-Two SDRAM product family for graphics applications and describes its main characteristics.

1.1 **Features**

The 1-Gbit Double-Data-Rate-Two SDRAM offers the following key features:

- 1.8 V \pm 0.1 V $V_{\rm DD}$ for [–16/–20/–25]
- 1.8 V \pm 0.1 V $V_{\rm DDQ}$ for [-16/-20/-25] 1.5 V \pm 0.05 V $V_{\rm DD}$ for [-20/-25] 1.5 V \pm 0.05 V $V_{\rm DDQ}$ for [-20/-25]

- DRAM organizations with 16 data in/outputs
- Double Data Rate architecture:
 - two data transfers per clock cycle
 - eight internal banks for concurrent operation
- Programmable CAS Latency: 3, 4, 5, 6, 7
- Programmable Burst Length: 4 and 8
- Differential clock inputs (CK and CK)
- Bi-directional, differential data strobes (DQS and DQS) are transmitted / received with data. Edge aligned with read data and center-aligned with write data.
- DLL aligns DQ and DQS transitions with clock
- DQS can be disabled for single-ended data strobe operation

- · Commands entered on each positive clock edge, data and data mask are referenced to both edges of DQS
- Data masks (DM) for write data
- Posted CAS by programmable additive latency (0-7) for better command and data bus efficiency
- Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality.
- Auto-Precharge operation for read and write bursts
- Auto-Refresh, Self-Refresh and power saving Power-Down modes
- Average Refresh Period 7.8 μs at a T_{CASE} lower than 85°C, 3.9 µs between 85°C and 95°C
- Full Strength and reduced Strength (60%) Data-Output Drivers
- 2 K page size
- Package: PG-TFBGA-84
- RoHS Compliant Products¹⁾



Ordering Information for RoHS compliant products

Product Number	Org.	Clock (MHz)	Package		
HYB18T1G161C2F-16/20/25	×16	600/500/400	PG-TFBGA-84		

¹⁾ RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



1.2 Description

The 1-Gbit Double-Data-Rate-Two SDRAM is a high-speed Double-Data-Rate-Two CMOS Synchronous DRAM device containing 1,073,741,824 bits and internally configured as a quad bank DRAM. The 1-Gb device is organized as 8 Mbit \times 16 I/O \times 8 banks chip. These synchronous devices achieve high speed transfer rates starting at 800 Mb/sec/pin for general applications.

The device is designed to comply with all DDR2 DRAM key features:

- 1. posted CAS with additive latency,
- 2. write latency = read latency 1,
- 3. normal and weak strength data-output driver,
- 4. Off-Chip Driver (OCD) impedance adjustment
- 5. On-Die Termination (ODT) function.

All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK falling). All I/Os are synchronized with a single ended DQS or differential DQS-DQS pair in a source synchronous fashion.

A 16-bit address bus is used to convey row, column and bank address information in a RAS-CAS multiplexing style.

An Auto-Refresh and Self-Refresh mode is provided along with various power-saving power-down modes.

The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation. The DDR2 SDRAM is available in P-TFBGA package.



2 Configuration

2.1 Chip Configuration

The chip configuration of a DDR2 SDRAM is listed by function in **Table 2**. The abbreviations used in the Ball# and Buffer Type columns are explained in **Table 3** and **Table 4** respectively. The ball numbering for the FBGA package is depicted in **Figure 1**.

				TABLE 2
				Chip Configuration of DDR2 SDRAM
Ball#	Name	Ball Type	Buffer Type	Function
Clock Signals	•	1		
J8	СК	I	SSTL	Clock Signal CK, Complementary Clock Signal CK
K8	CK	I	SSTL	Note: CK and \overline{CK} are differential system clock inputs. All address and control inputs are sampled on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is referenced to the crossing of CK and \overline{CK} (both direction of crossing)
K2	CKE	I	SSTL	Clock Enable
				Note: CKE HIGH activates and CKE LOW deactivates internal clock signals and device input buffers and output drivers. Taking CKE LOW provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for power down entry and exit and for self-refresh entry. Input buffers excluding CKE are disabled during self-refresh. CKE is used asynchronously to detect self-refresh exit condition. Self-refresh termination itself is synchronous. After $V_{\rm REF}$ has become stable during power-on and initialisation sequence, it must be maintained for proper operation of the CKE receiver. For proper self-refresh entry and exit, $V_{\rm REF}$ must be maintained to this input. CKE must be maintained HIGH throughout read and write accesses. Input buffers, excluding CK, $\overline{\rm CK}$, ODT and CKE are disabled during power-down
Control Signals				
K7	RAS	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS),
L7	CAS	I	SSTL	Write Enable (WE)
K3	WE	I	SSTL	
L8	CS	I	SSTL	Chip Select
Address Signals				
L2	BA0	I	SSTL	Bank Address Bus 2:0
L3	BA1	I	SSTL	
L1	BA2	I	SSTL	



M3 A M7 A M2 A N8 A N3 A N7 A P2 A P8 A P3 A M2 A A1 A P7 A R2 A Data Signals D	A2 A3 A4 A5 A6 A7 A8 A9 A10 AP A11 A12		SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL	Address Signal 12:0, Address Signal 10/Autoprecharge
M7 A2 N2 A3 N8 A4 N3 A4 N7 A6 P2 A3 P8 A4 P3 A4 P3 A4 P7 A3 P7 A4 R2 A4 Data Signals G8 D6	A2 A3 A4 A5 A6 A7 A8 A9 A10 AP A11 A12		SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL	
N2 A3 N8 A4 N3 A4 N7 A6 P2 A3 P8 A4 P3 A2 M2 A4 P7 A4 R2 A4 Data Signals D6	A3 A4 A5 A6 A7 A8 A9 A10 AP A11 A12		SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL	
N8 A4 N3 A4 N7 A6 P2 A3 P8 A4 P3 A4 M2 A4 A7 A4 R2 A4 Data Signals D6	A4 A5 A6 A7 A8 A9 A10 AP A11 A12	 	SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL	
N3 A4 N7 A6 P2 A7 P8 A6 P3 A9 M2 A1 A1 A1 P7 A2 R2 A2 Data Signals D6	A5 A6 A7 A8 A9 A10 AP A11 A12		SSTL SSTL SSTL SSTL SSTL SSTL SSTL	
N7 A6 P2 A7 P8 A6 P3 A9 M2 A1 A1 A2 P7 A2 R2 A2 Data Signals D6	A6 A7 A8 A9 A10 AP A11 A12		SSTL SSTL SSTL SSTL SSTL SSTL	
P2 A P8 A4 P3 A5 M2 A P7 A R2 A Data Signals G8 D	A7 A8 A9 A10 AP A11 A12		SSTL SSTL SSTL SSTL SSTL	
P8 A4 P3 A4 M2 A P7 A R2 A Data Signals D	A8 A9 A10 AP A11 A12	 	SSTL SSTL SSTL SSTL	
P3 A9 M2 A A1 A1 P7 A2 R2 A2 Data Signals D6	A9 A10 AP A11 A12	I I I	SSTL SSTL SSTL	
M2 A AI AI P7 A R2 A Data Signals B	A10 AP A11 A12	 	SSTL SSTL	
Al	AP A11 A12 DQ0	l I	SSTL	
P7 A R2 A Data Signals G8 D	A11 A12 DQ0	I		
R2 A Data Signals G8 December 19 Decembe	A12		SSTL	
Data Signals G8 D	DQ0	I		
G8 D			SSTL	
		I/O	SSTL	Data Signal 15:0
G2 D	DQ1	I/O	SSTL	Note: Bi-directional data bus. DQ[15:0]
H7 D	Q2	I/O	SSTL	
H3 D	DQ3	I/O	SSTL	
H1 D	Q4	I/O	SSTL	
H9 D	Q5	I/O	SSTL	
F1 D	DQ6	I/O	SSTL	
F9 D	DQ7	I/O	SSTL	
C8 D	DQ8	I/O	SSTL	
C2 D	DQ9	I/O	SSTL	
D7 D	Q10	I/O	SSTL	
D3 D	Q11	I/O	SSTL	
D1 De	Q12	I/O	SSTL	
D9 D	OQ13	I/O	SSTL	
B1 D)Q14	I/O	SSTL	
B9 D	Q15	I/O	SSTL	
Data Strobe				
B7 U	JDQS	I/O	SSTL	Data Strobe Upper Byte
A8 U	JDQS	I/O	SSTL	Note: UDQS corresponds to the data on DQ[15:8]
F7 L	.DQS	I/O	SSTL	Data Strobe Lower Byte
E8 <u>L</u> [DQS	I/O	SSTL	Note: LDQS corresponds to the data on DQ[7:0]
Data Mask				
B3 U	JDM	I	SSTL	Data Mask Upper/Lower Byte
F3 L[.DM	1	SSTL	Note: LDM and UDM are the input mask signals and control the lower or upper bytes.



Ball#	Name	Ball Type	Buffer Type	Function					
A9,C1,C3,C7,C9	V_{DDQ}	PWR	_	I/O Driver Power Supply					
A1	V_{DD}	PWR	_	Power Supply					
A7,B2,B8,D2,D8	V_{SSQ}	PWR	_	I/O Driver Power Supply					
A3,E3	V_{SS}	PWR	_	Power Supply					
Power Supplies									
J2	V_{REF}	Al	-	I/O Reference Voltage					
E9, G1, G3, G7, G9	V_{DDQ}	PWR	-	I/O Driver Power Supply					
J1	V_{DDL}	PWR	_	Power Supply					
E1, J9, M9, R1	V_{DD}	PWR	-	Power Supply					
E7, F2, F8, H2, H8	V_{SSQ}	PWR	_	I/O Driver Power Supply					
J7	V_{SSDL}	PWR	_	Power Supply					
A3, E3,J3,N1,P9	$V_{\rm SS}$	PWR	_	Power Supply					
Not Connected									
A2, E2, R3, R7, R8	NC	NC	_	Not Connected					
Other Balls									
K9	ODT	I	SSTL	On-Die Termination Control					
				Note: ODT is applied to each DQ, UDQS, UDQS, LDQS, UDM and LDM signal. An EMRS(1) control bit enables or disables the ODT functionality.					

TABLE 3

		Abbreviations for Ball Type
Abbreviation	Description	
I	Standard input-only ball. Digital levels.	
0	Output. Digital levels.	
I/O	I/O is a bidirectional input/output signal.	
Al	Input. Analog levels.	
PWR	Power	
GND	Ground	
NC	Not Connected	

TABLE 4

Abbreviations for Buffer Type

	Abbieviations for Burier Type
Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding ball has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



FIGURE 1 Chip Configuration, PG-TFBGA-84 (top view)											
							Chip Co	onfigur	ation, F	PG-TFBGA-84 (top view)	
	1	2	3	4	5	6	7	8	9		
	V _{DD}	NC	V _{ss}		Α		V _{SSQ}	UDQS	V_{DDQ}		
	DQ14	V _{SSQ}	UDM		В		UDQS	V _{SSQ}	DQ15		
	V _{DDQ}	DQ9	V _{DDQ}		С		V _{DDQ}	DQ8	V _{DDQ}		
	DQ12	V _{SSQ}	DQ11		D		DQ10	V _{SSQ}	DQ13		
	V _{DD}	NC	V _{SS}		E		V _{SSQ}	LDQS	V _{DDQ}		
	DQ6	V _{SSQ}	LDM		F		LDQS	V _{SSQ}	DQ7		
	V _{DDQ}	DQ1	V_{DDQ}		G		V _{DDQ}	DQ0	V_{DDQ}		
	DQ4	V _{SSQ}	DQ3		Н		DQ2	V _{SSQ}	DQ5		
	V _{DDL}	V_{REF}	V _{SS}		J		VSSDL	СК	V _{DD}		
		CKE	WE		K		RAS		ODT		
	BA2	BA0	BA1		L		CAS	 cs		'	
		A10/AP	A1		М		A2	A0	V _{DD}		
	V _{SS}	A3	A5		N		A6	A4		'	
		A7	A9		Р		A11	A8	V _{SS}		
	V _{DD}	A12	NC		R		NC	NC		•	
		•						•	MPPT05	540	

Notes

- 1. UDQS/UDQS is data strobe for DQ[15:8], LDQS/LDQS is data strobe for DQ[7:0]
- 2. LDM is the data mask signal for DQ[7:0], UDM is the data mask signal for DQ[15:8]
- 3. $V_{\rm DDL}$ and $V_{\rm SSDL}$ are power and ground for the DLL. $V_{\rm DDL}$ is connected to $V_{\rm DD}$ on the device. $V_{\rm SSDL}$ is connected to $V_{\rm SS}$ internally. $V_{\rm DD}$, $V_{\rm DDQ}$ and $V_{\rm SSQ}$ are isolated on the device.



2.2 **DDR2 Addressing**

This chapter describes the DDR2 addressing.

		TABLE 5 DDR2 Addressing
Configuration	64 Mb x16 ¹⁾	Note
Bank Address	BA[2:0]	
Number of Banks	8	
Auto Precharge	A10 / AP	
Row Address	A[12:0]	
Column Address	A[9:0]	
Number of Column Address Bits	10	2)
Number of I/Os	16	
Page Size [Bytes]	2048 (2 K)	3)

¹⁾ Referred to as 'org'

 ²⁾ Referred to as 'colbits'
 3) PageSize = 2^{colbits} × org/8 [Bytes]



3 Functional Description




TABLE 6Mode Register Definition (BA[2:0] = 000_B)

Field	Bits	Type ¹⁾	Description
BA2	15	reg. addr.	Bank Address [2] 0 _B BA2 Bank Address
BA1	14		Bank Address [1] 0 _B BA1 Bank Address
BA0	13		Bank Address [0] 0 _B BA0 Bank Address
PD	12	w	Active Power-Down Mode Select 0 _B PD Fast exit 1 _B PD Slow exit
WR	[11:9]	W	Write Recovery ²⁾ Note: All other bit combinations are illegal. 000 _B WR 9 ³⁾ 001 _B WR 2 010 _B WR 3 011 _B WR 4 100 _B WR 5 101 _B WR 6 110 _B WR 7 111 _B WR 8
DLL	8	w	DLL Reset 0 _B DLL No Reset 1 _B DLL Reset
TM	7	w	Test Mode 0 _B TM Normal Mode 1 _B TM Vendor specific test mode



Field	Bits	Type ¹⁾	Description
CL	[6:4]	w	CAS Latency Note: All other bit combinations are illegal.
			000 _B Reserved 001 _B Reserved 010 _B Reserved 011 _B CL 3 100 _B CL 4 101 _B CL 5 110 _B CL 6 111 _B CL 7
ВТ	3	w	Burst Type 0 _B BT Sequential 1 _B BT Interleaved
BL	[2:0]	w	Burst Length Note: All other bit combinations are illegal. 010 _B BL 4 011 _B BL 8

- 1) w = write only register bits
- 2) Number of clock cycles for write recovery during auto-precharge. WR in clock cycles is calculated by dividing t_{WR} (in ns) by t_{CK} (in ns) and rounding up to the next integer: WR [cycles] $\geq t_{\text{WR}}$ (ns) / t_{CK} (ns). The mode register must be programmed to fulfill the minimum requirement for the analogue t_{WR} timing WR_{MIN} is determined by $t_{\text{CK.MIN}}$.
- 3) Write Recovery time WR = 9 is only necessary for clock frequency above 500 MHz.

BA2	BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
0	0	1	Q _{off}	0	DQS	OCI	D Prog	I ram I	R _{tt}		AL	I I	R _{tt}	DIC	DLL
reg. addr			W	W		W		W		W		W	W	W	
													MPI	BT0660	

TABLE 7 Extended Mode Register Definition (BAI2:01 = 001_p)

			Extended mode register benintion (BA[E:0] 00 IB)
Field	Bits	Type ¹⁾	Description
BA2	15	reg. addr	Bank Address [2] 0 _B BA2 Bank Address
BA1	14		Bank Address [1] 0 _B BA1 Bank Address
BA0	13		Bank Address [0] 1 _B BA0 Bank Address
Qoff	12	w	Output Disable 0 _B QOff Output buffers enabled 1 _B QOff Output buffers disabled
A11	11	W	Address Bus [11] 0 _R A11 Address bit 11



Field	Bits	Type ¹⁾	Description
DQS	10	w	Complement Data Strobe (DQS Output) 0 _B DQS Enable 1 _B DQS Disable
OCD Program	9:7	W	Off-Chip Driver Calibration Program 000 _B OCD OCD calibration mode exit, maintain setting 001 _B OCD Drive (1) 010 _B OCD Drive (0) 100 _B OCD Adjust mode 111 _B OCD OCD calibration default
AL	5:3	w	Additive Latency Note: All other bit combinations are illegal.
			000 _B AL 0 001 _B AL 1 010 _B AL 2 011 _B AL 3 100 _B AL 4 101 _B AL 5 110 _B AL 6 111 _B AL 7
R _{TT}	6,2	W	Nominal Termination Resistance of ODT Note: See Table 18 "ODT DC Electrical Characteristics" on Page 19 00_B RTT ∞ (ODT disabled) 01_B RTT 75 Ohm 10_B RTT 150 Ohm 11_B RTT 50 Ohm
DIC	1	w	Off-chip Driver Impedance Control 0 _B DIC Full (Driver Size = 100%) 1 _B DIC Reduced
DLL	0	w	DLL Enable 0 _B DLL Enable 1 _B DLL Disable

¹⁾ w = write only register bits

A0 is used for DLL enable or disable. A1 is used for enabling half-strength data-output driver. A2 and A6 enables On-Die termination (ODT) and sets the Rtt value. A[5:3] are used for additive latency settings and A[9:7] enables the OCD impedance adjustment mode. A10 enables or disables the

differential DQS. Address bit A12 have to be set to 0 for normal operation. With A12 set to 1 the SDRAM outputs are disabled and in Hi-Z. 1 on BA0 and 0 for BA[2:1] have to be set to access the EMRS(1).



BA2	BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	1	0		 	I) I			SRF		0 I		DCC		PASR	
reg. addr															

MPBT0670

TABLE 8 EMRS(2) Programming Extended Mode Register Definition (BA[2:0]=010_B)


			Emito(2) Frogramming Extended mode register Bermition (BA[2:0] 010B)
Field	Bits	Type ¹⁾	Description
BA2	15	W	Bank Address 0 _B BA2 Bank Address
BA	14:13	w	Bank Adress 00 _B BA MRS 01 _B BA EMRS(1) 10 _B BA EMRS(2) 11 _B BA EMRS(3): Reserved
Α	[12:8]	W	Address Bus 00000 _B A Address bits
SRF	7	w	Address Bus, High Temperature Self Refresh Rate for $T_{\rm CASE}$ > 85°C $0_{\rm B}$ A7 disable $1_{\rm B}$ A7 enable $^{2)}$
Α	[6:4]	W	Address Bus 000 _B A Address bits
DCC	3	w	Address Bus, Duty Cycle Correction (DCC) 0 _B A3 DCC disabled 1 _B A3 DCC enabled
Partial	Self Ref	resh for 8	banks
PASR	[2:0]	W	Address Bus, Partial Array Self Refresh for 8 Banks ³⁾ Note: Only for 1G and 2G components
			000 _B PASR0 Full Array 001 _B PASR1 Half Array (BA[2:0]=000, 001, 010 & 011) 010 _B PASR2 Quarter Array (BA[2:0]=000, 001) 011 _B PASR3 1/8 array (BA[2:0] = 000) 100 _B PASR4 3/4 array (BA[2:0]= 010, 011, 100, 101, 110 & 111) 101 _B PASR5 Half array (BA[2:0]=100, 101, 110 & 111) 110 _B PASR6 Quarter array (BA[2:0]= 110 & 111) 111 _B PASR7 1/8 array(BA[2:0]=111)

¹⁾ w = write only

²⁾ When DRAM is operated at 85°C ≤ T_{Case} ≤ 95°C the extended self refresh rate must be enabled by setting bit A7 to "1" before the self refresh mode can be entered.

³⁾ If PASR (Partial Array Self Refresh) is enabled, data located in areas of the array beyond the specified location will be lost if self refreshis entered. Data integrity will be maintained if t_{REF} conditions are met and no Self Refresh command is issued





MPBT0680

TABLE 9 EMR(3) Programming Extended Mode Register Definition(BA[2:0]=011_B)

			====(o, : : og: a::::::::::::::::::::::::::::::
Field	Bits	Type ¹⁾	Description
BA2	15	reg.addr	Bank Address 0 _B BA2 Bank Address
BA1	14	reg.addr	Bank Adress 1 _B BA1 Bank Address
BA0	13		Bank Adress 1 _B BA0 Bank Address
А	[12:0]	w	Address Bus 0000000000000 _B Address bits

¹⁾ w = write only



TABLE 10 ODT Truth Table

		ODI Truth Table
Input Pin	EMRS(1) Address Bit A10	EMRS(1) Address Bit A11
DQ[7:0]	X	
DQ[15:8]	X	
LDQS	X	
LDQS	0	X
UDQS	X	
UDQS	0	X
LDM	X	
UDM	X	

Note: X = don't care; 0 = bit set to low; 1 = bit set to high

TABLE 11 urst Length and Sequence

			Burst Length and Sequence
Burst Length	Starting Address (A2 A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
4	× 0 0	0, 1, 2, 3	0, 1, 2, 3
	× 0 1	1, 2, 3, 0	1, 0, 3, 2
	×1 0	2, 3, 0, 1	2, 3, 0, 1
	×1 1	3, 0, 1, 2	3, 2, 1, 0
8	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
	0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
	0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1 0 1	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
	110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
	1 1 1	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0

Notes

- Page Size and Length is a function of I/O organization: Page Size = 2 KByte; Page Length = 1024
- 2. Order of burst access for sequential addressing is "nibble-based" and therefore different from SDR or DDR components



4 Truth Tables

									Com		BLE 12 ruth Table
Function	CKE	I	cs	RAS	CAS	WE	BA0 BA1	A[12:11]	A10	A[9:0]	Note ¹⁾²⁾³⁾
	Previous Cycle	Current Cycle					BA2				
(Extended) Mode Register Set	Н	Н	L	L	L	L	ВА	OP Code			4)5)
Auto-Refresh	Н	Н	L	L	L	Н	Х	Х	Х	Х	4)
Self-Refresh Entry	Н	L	L	L	L	Н	Х	Х	Х	Х	4)6)
Self-Refresh Exit	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	4)6)7)
			L	Н	Н	Н					
Single Bank Precharge	Н	Н	L	L	Н	L	ВА	Х	L	Х	4)5)
Precharge all Banks	Н	Н	L	L	Н	L	Х	Х	Н	Х	4)
Bank Activate	Н	Н	L	L	Н	Н	ВА	Row Addr	ess	•	4)5)
Write	Н	Н	L	Н	L	L	ВА	Column	L	Column	4)5)8)
Write with Auto-Precharge	Н	Н	L	Н	L	L	ВА	Column	Н	Column	4)5)8)
Read	Н	Н	L	Н	L	Н	ВА	Column	L	Column	4)5)8)
Read with Auto-Precharge	Н	Н	L	Н	L	Н	ВА	Column	Н	Column	4)5)8)
No Operation	Н	Х	L	Н	Н	Н	Х	Х	Х	Х	4)
Device Deselect	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	4)
Power Down Entry	Н	L	Н	Х	Х	Х	Х	Х	Х	Х	4)9)
			L	Н	Н	Н					
Power Down Exit	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	4)9)
			L	Н	Н	Н					

- 1) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 2) "X" means "H or L (but a defined logic level)".
- 3) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) All DDR2 SDRAM commands are defined by states of $\overline{\text{CS}}$, $\overline{\text{WE}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and CKE at the rising edge of the clock.
- 5) Bank addresses BA[2:0] determine which bank is to be operated upon. For (E)MRS BA[2:0] selects an (Extended) Mode Register.
- 6) $V_{\rm REF}$ must be maintained during Self Refresh operation.
- 7) Self Refresh Exit is asynchronous.
- 8) Burst reads or writes at BL = 4 cannot be terminated.
- 9) The Power Down Mode does not perform any refresh operations.



TABLE 13

Clock Enable (CKE) Truth Table for Synchronous Transitions

Current State ¹⁾	CKE			Action (N) ²⁾	Note ⁴⁾⁵⁾
	Previous Cycle ⁶⁾ (N-1)	Current Cycle ⁶⁾ (N)	CAS, WE, CS		
Power-Down	L L		Х	Maintain Power-Down	7)8)11)
	L	Н	DESELECT or NOP	Power-Down Exit	7)9)10)11)
Self Refresh	L	L	Х	Maintain Self Refresh	8)11)12)
	L	Н	DESELECT or NOP	Self Refresh Exit	9)12)13)14)
Bank(s)Active	Н	L	DESELECT or NOP	Active Power-Down Entry	7)9)10)11)15)
All Banks Idle	Н	L	DESELECT or NOP	Precharge Power-Down Entry	9)10)11)15)
	Н	L	AUTOREFRESH Self Refresh Entry		7)11)14)16)
Any State other than listed above	Н	Н	Refer to the Command Truth Table		17)

- 1) Current state is the state of the DDR2 SDRAM immediately prior to clock edge N.
- 2) Command (N) is the command registered at clock edge N, and Action (N) is a result of Command (N)
- 3) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 4) CKE must be maintained HIGH while the device is in OCD calibration mode.
- 5) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 6) CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 7) The Power-Down Mode does not perform any refresh operations. The duration of Power-Down Mode is therefor limited by the refresh requirements
- 8) "X" means "don't care (including floating around $V_{\rm REF}$)" in Self Refresh and Power Down. However ODT must be driven HIGH or LOW in Power Down if the ODT function is enabled (Bit A2 or A6 set to "1" in EMRS(1)).
- 9) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 10) Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.
- 11) $t_{\text{CKE.MIN}}$ of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{\text{IS}} + 2 \times t_{\text{CKE}} + t_{\text{IH}}$.
- 12) V_{REF} must be maintained during Self Refresh operation.
- 13) On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXSNR period. Read commands may be issued only after $t_{\rm XSRD}$ (200 clocks) is satisfied.
- 14) Valid commands for Self Refresh Exit are NOP and DESELCT only.
- 15) Power-Down and Self Refresh can not be entered while Read or Write operations, (Extended) mode Register operations, Precharge or Refresh operations are in progress.
- 16) Self Refresh mode can only be entered from the All Banks Idle state.
- 17) Must be a legal command as defined in the Command Truth Table.

	T.	AB	LE	14
Data Mask	(DM)	Trut	h Ta	able

Data mask (Din) Trati						
Name (Function)	DM	DQs	Note			
Write Enable	L	Valid	1)			
Write Inhibit	Н	Х	1)			

¹⁾ Used to mask write data; provided coincident with the corresponding data.



5 Electrical Characteristics

This chapter describes the Electrical Characteristics.

5.1 Absolute Maximum Ratings

Caution is needed not to exceed absolute maximum ratings of the DRAM device listed in Table 18 at any time.

			Absolu	_	ABLE 15 num Ratings
Symbol	Parameter	Rating		Unit	Note
		Min.	Max.		
V_{DD}	Voltage on $V_{\rm DD}$ pin relative to $V_{\rm SS}$	-1.0	+2.3	V	1)
V_{DDQ}	Voltage on V_{DDQ} pin relative to V_{SS}	-0.5	+2.3	V	1)2)
V_{DDL}	Voltage on V_{DDL} pin relative to V_{SS}	-0.5	+2.3	V	1)2)
V_{IN},V_{OUT}	Voltage on any pin relative to $V_{\rm SS}$	-0.5	+2.3	V	1)
T_{J}	Junction Temperature	_	+125	°C	1)
T_{STG}	Storage Temperature	-55	+150	°C	1)2)

¹⁾ When $V_{\rm DD}$ and $V_{\rm DDQ}$ and $V_{\rm DDL}$ are less than 500 mV; $V_{\rm REF}$ may be equal to or less than 300 mV.

Attention: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

					TABLE 16	
DRAM Component Operating Temperature Range						
Symbol	Parameter	Rating	Rating		Note	
		Min.	Max.			
T_{CASE}	Operating Temperature	0	95	°C	1)2)3)4)	

¹⁾ Operating Temperature is the case surface temperature on the center / top side of the DRAM.

²⁾ Storage Temperature is the case surface temperature on the center/top side of the DRAM.

²⁾ The operating temperature range are the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0 - 95 °C under all other specification parameters.

³⁾ Above 85 °C the Auto-Refresh command interval has to be reduced to $t_{\rm REFI}$ = 3.9 $\mu \rm s$

⁴⁾ When operating this product in the 85 °C to 95 °C T_{CASE} temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to "1". When the High Temperature Self Refresh is enabled there is an increase of I_{DD6} by approximately 50%



5.2 DC Characteristics

TABL Recommended DC Operating Conditions (SS)							
Symbol	Parameter	Rating		Rating			
		Min.	Тур.	Max.			
V_{DD}	Supply Voltage	1.45	1.5	1.55	V	1)3)	
V_{DDDL}	Supply Voltage for DLL	1.45	1.5	1.55	V	1)3)	
V_{DDQ}	Supply Voltage for Output	1.45	1.5	1.55	V	1)3)	
V_{DD}	Supply Voltage	1.7	1.8	1.9	V	2)3)	
V_{DDDL}	Supply Voltage for DLL	1.7	1.8	1.9	V	2)3)	
V_{DDQ}	Supply Voltage for Output	1.7	1.8	1.9	V	2)3)	
V_{REF}	Input Reference Voltage	$0.49 imes V_{ m DDQ}$	$0.5 imes V_{ m DDQ}$	$0.51 \times V_{\mathrm{DDQ}}$	V	4)5)	
V_{TT}	Termination Voltage	$V_{\sf REF} - 0.04$	V_{REF}	V _{REF} + 0.04	V	6)	

- 1) HYB18T1G161C2F-[20/25]
- 2) HYB18T1G161C2F-[16/20/25]
- 3) $V_{\rm DDQ}$ tracks with $V_{\rm DD}$, $V_{\rm DDDL}$ tracks with $V_{\rm DD}$. AC parameters are measured with $V_{\rm DD}$, $V_{\rm DDQ}$ and $V_{\rm DDDL}$ tied together.
- 4) The value of V_{REF} may be selected by the user to provide optimum noise margin in the system. Typically the value of V_{REF} is expected to be about $0.5 \times V_{\text{DDQ}}$ of the transmitting device and V_{REF} is expected to track variations in V_{DDQ} .
- 5) Peak to peak ac noise on $V_{\rm REF}$ may not exceed \pm 2% $V_{\rm REF}$ (dc)
- 6) V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} , and must track variations in die dc level of V_{REF} .

		_	ODT D	C Electric		BLE 18 cteristics
Parameter / Condition	Symbol	Min.	Nom.	Max.	Unit	Note
Termination resistor impedance value for EMRS(1)[A6,A2] = [0,1]; 75 Ohm	Rtt1(eff)	60	75	90	Ω	1)
Termination resistor impedance value for EMRS(1)[A6,A2] =[1,0]; 150 Ohm	Rtt2(eff)	120	150	180	Ω	1)
Termination resistor impedance value for EMRS(1)(A6,A2)=[1,1]; 50 Ohm	Rtt3(eff)	40	50	60	Ω	1)
Deviation of V _M with respect to V _{DDQ} / 2	delta V _M	-6.00	_	+ 6.00	%	2)

¹⁾ Measurement Definition for Rtt(eff): Apply $V_{IH(ac)}$ and $V_{IL(ac)}$ to test pin separately, then measure current $I(V_{IHac})$ and $I(V_{ILac})$ respectively. Rtt(eff) = $(V_{IH(ac)} - V_{IL(ac)}) / (I(V_{IHac}) - I(V_{ILac}))$.

²⁾ Measurement Definition for V_M : Turn ODT on and measure voltage (V_M) at test pin (midpoint) with no load: delta $V_M = ((2 \times V_M / V_{DDQ}) - 1) \times 100\%$



		Input an	d Output		BLE 19 Currents
Symbol	Parameter / Condition	Min.	Max.	Unit	Notes
IIL	Input Leakage Current; any input 0 V < V IN < $V_{\rm DD}$	-2	+2	μА	1)
IOL	Output Leakage Current; 0 V < VOUT < $V_{\rm DDQ}$	– 5	+5	μΑ	2)

¹⁾ all other pins not under test = 0 V

5.3 DC & AC Characteristics

DDR2 SDRAM pin timing are specified for either single ended or differential mode depending on the setting of the EMRS(1) "Enable $\overline{\text{DQS}}$ " mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2 SDRAM pin timing are measured is mode dependent. In single ended mode, timing relationships are measured relative to the rising or falling edges of DQS crossing at V_{REF} .

In differential mode, these timing relationships are measured relative to the crosspoint of DQS and its complement, \overline{DQS} . This distinction in timing methods is verified by design and characterization but not subject to production test. In single ended mode, the \overline{DQS} signals are internally disabled and don't care.

		TABLE 20
	DC & AC	Logic Input Levels
M	av	Unite

2 0 4 7 to 20 g.o. in part 20 to					
Symbol	Parameter	Min.	Max.	Units	
$V_{IH(dc)}$	DC input logic high	V _{REF} + 0.125	$V_{\rm DDQ}$ + 0.3	V	
$V_{IL(dc)}$	DC input low	-0.3	$V_{\sf REF}$ $-$ 0.125	V	
$V_{IH(ac)}$	AC input logic high	$V_{\sf REF}$ + 0.250	_	V	
$V_{IL(ac)}$	AC input low	_	$V_{\sf REF}$ – 0.250	V	

TABLE 21

Single-ended AC Input Test Conditions

		onigio onaca / to mpt	#t 100t 0t	, i i di ci i i i
Symbol	Condition	Value	Unit	Notes
V_{REF}	Input reference voltage	$0.5 \times V_{\rm DDQ}$	V	1)
$V_{\mathrm{SWING.MAX}}$	Input signal maximum peak to peak swing	1.0	V	1)
SLEW	Input signal minimum Slew Rate	1.0	V / ns	2)3)

¹⁾ Input waveform timing is referenced to the input signal crossing through the V_{REF} level applied to the device under test.

²⁾ DQ's, LDQS, UDQS, UDQS, UDQS, DQS, DQS are disabled and ODT is turned off

²⁾ The input signal minimum Slew Rate is to be maintained over the range from $V_{\rm IH(ac),MIN}$ to $V_{\rm REF}$ for rising edges and the range from $V_{\rm REF}$ to $V_{\rm IL(ac),MAX}$ for falling edges as shown in **Figure 2**

³⁾ AC timings are referenced with input waveforms switching from $V_{\rm IL(ac)}$ to $V_{\rm IH(ac)}$ on the positive transitions and $V_{\rm IH(ac)}$ to $V_{\rm IL(ac)}$ on the negative transitions.






TABLE 22 Differential DC and AC Input and Output Logic Levels

Symbol	Parameter	Min.	Max.	Unit	Notes			
$V_{IN(dc)}$	DC input signal voltage	-0.3	$V_{\rm DDQ}$ + 0.3	_	1)			
$V_{ID(dc)}$	DC differential input voltage	0.25	V_{DDQ} + 0.6	_	2)			
$V_{ID(ac)}$	AC differential input voltage	0.5	V _{DDQ} + 0.6	V	3)			
$V_{IX(ac)}$	AC differential cross point input voltage	$0.5 \times V_{\rm DDQ} - 0.175$	$0.5 \times V_{\rm DDQ}$ + 0.175	V	4)			
$V_{OX(ac)}$	AC differential cross point output voltage	$0.5 \times V_{\rm DDQ} - 0.125$	$0.5 \times V_{\rm DDQ}$ + 0.125	V	5)			

- 1) $V_{\text{IN(dc)}}$ specifies the allowable DC execution of each input of differential pair such as CK, $\overline{\text{CK}}$, $\overline{\text{DQS}}$, $\overline{\text{DQS}}$ etc.

- $V_{\rm ID(ac)}$ specifies the input differential voltage $V_{\rm TR}-V_{\rm CP}$ required for switching. The minimum value is equal to $V_{\rm IH(ac)}-V_{\rm IL(ac)}$. $V_{\rm ID(ac)}$ specifies the input differential voltage $V_{\rm TR}-V_{\rm CP}$ required for switching. The minimum value is equal to $V_{\rm IH(ac)}-V_{\rm IL(ac)}$. The value of $V_{\rm IX(ac)}$ is expected to equal $0.5 \times V_{\rm DDQ}$ of the transmitting device and $V_{\rm IX(ac)}$ is expected to track variations in $V_{\rm DDQ}$. $V_{\rm IX(ac)}$ indicates the voltage at which differential input signals must cross.
- 5) The value of $V_{\rm OX(ac)}$ is expected to equal 0.5 \times $V_{\rm DDQ}$ of the transmitting device and $V_{\rm OX(ac)}$ is expected to track variations in $V_{\rm DDQ}$. $V_{\rm OX(ac)}$ indicates the voltage at which differential input signals must cross.

FIGURE 3 Differential DC and AC Input and Output Logic Levels Diagram - VDDQ Crossing Point **VID**

VIX or VOX - - VSSQ



5.4 Output Buffer Characteristics

TABLE 23

	Full Strength Calibrated Pull-up Driver Characteristics							
Voltage (V)	Calibrated Pull-up Driver Current [mA]							
	Nominal Minimum ¹⁾ (21 Ohms)	Nominal Low ²⁾ (18.75 Ohms)	Nominal (18 ohms) ³⁾	Nominal High ²⁾ (17.25 Ohms)	Nominal Maximum ⁴⁾ (15 Ohms)			
0.2	-9.5	-10.7	-11.4	-11.8	-13.3			
0.3	-14.3	-16.0	-16.5	-17.4	-20.0			
0.4	-18.3	-21.0	-21.2	-23.0	-27.0			

- 1) The driver characteristics evaluation conditions are Nominal Minimum 95 °C (T_{CASE}). V_{DDQ} = 1.45 V, any process
- 2) The driver characteristics evaluation conditions are Nominal Low and Nominal High 25 °C (T_{CASE}), V_{DDQ} = 1.5 V, any process
- 3) The driver characteristics evaluation conditions are Nominal 25 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.5 V, typical process
- 4) The driver characteristics evaluation conditions are Nominal Maximum 0 °C (T_{CASE}), V_{DDQ} = 1.55 V, any process

TABLE 24

	Full Strength Calibrated Pull-down Driver Characteristics							
Voltage (V)	(V) Calibrated Pull-down Driver Current [mA]							
	Nominal Minimum ¹⁾ (21 Ohms)	Nominal Low ²⁾ (18.75 Ohms)		Nominal High ²⁾ (17.25 Ohms)	Nominal Maximum ⁴⁾ (15 Ohms)			
0.2	9.5	10.7	11.5	11.8	13.3			
0.3	14.3	16.0	16.6	17.4	20.0			
0.4	18.7	21.0	21.6	23.0	27.0			

- 1) The driver characteristics evaluation conditions are Nominal Minimum 95 °C (T_{CASE}). V_{DDQ} = 1.45 V, any process
- 2) The driver characteristics evaluation conditions are Nominal Low and Nominal High 25 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.5 V, any process
- 3) The driver characteristics evaluation conditions are Nominal 25 °C ($T_{\rm CASE}$), $V_{\rm DDQ}$ = 1.5 V, typical process
- 4) The driver characteristics evaluation conditions are Nominal Maximum 0 °C (T_{CASE}), V_{DDQ} = 1.55 V, any process



5.5 Input / Output Capacitance

			Input / O	TABLE 25 utput Capacitance
Symbol	Parameter	Min.	Max.	Unit
ССК	Input capacitance, CK and CK	1.0	2.0	pF
CDCK	Input capacitance delta, CK and CK	_	0.25	pF
CI	Input capacitance, all other input-only pins	1.0	1.75	pF
CDI	Input capacitance delta, all other input-only pins	_	0.25	pF
CIO	Input/output capacitance, DQ, DM, DQS, DQS	2.5	3.5	pF
CDIO	Input/output capacitance delta, DQ, DM, DQS, DQS	_	0.5	pF



5.6 Overshoot and Undershoot Specification

TABLE 26 AC Overshoot / Undershoot Specification for Address and Control Pins Parameter -16 -25 Unit **-20** ٧ Maximum peak amplitude allowed for overshoot area 0.5 0.5 0.5 ٧ Maximum peak amplitude allowed for undershoot area 0.5 0.5 0.5 Maximum overshoot area above V_{DD} 0.80 0.80 0.80 V.ns V.ns Maximum undershoot area below V_{SS} 0.80 0.80 0.80







TABLE 27 AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins

Parameter	-16	-20	-25	Unit
Maximum peak amplitude allowed for overshoot area	0.9	0.9	0.9	V
Maximum peak amplitude allowed for undershoot area	0.9	0.9	0.9	V
$\begin{tabular}{ll} \label{table_decomposition} \begin{tabular}{ll} \begin{tabular}{$	0.23	0.23	0.23	V.ns
Maximum undershoot area below $V_{\rm SSQ}$	0.23	0.23	0.23	V.ns

FIGURE 5







5.7 AC Characteristics

5.7.1 Speed Grade Definitions

								Spec		BLE 28 Definition
Speed Grade		Symbol	-16	-16		-20		-25		Note
Parameter	arameter		Min.	Max.	Min.	Max.	Min.	Max.		
Clock	@ CL = 3	t _{CK}	5	8	5	8	5	8	ns	1)2)3)4)
Frequency	@ CL = 4	t_{CK}	3.75	8	3.75	8	3.75	8	ns	1)2)3)4)
	@ CL = 5	t_{CK}	3	8	3	8	3	8	ns	1)2)3)4)
	@ CL = 6	t _{CK}	2.5	8	2.5	8	2.5	8	ns	1)2)3)4)
	@ CL = 7	t _{CK}	1.66	8	2.0	8	2.5	8	ns	1)2)3)4)
Row Active T	ime	t_{RAS}	45	70k	45	70k	45	70k	ns	1)2)3)4)5)
Row Cycle Ti	me	t_{RC}	60	_	60	_	60	_	ns	1)2)3)4)
RAS-CAS-De	elay	t_{RCD}	15	_	15	_	15	<u> </u>	ns	1)2)3)4)
Row Prechar	ge Time	t_{RP}	15	_	15	_	15	_	ns	1)2)3)4)

¹⁾Timings are guaranteed with CK/\overline{CK} differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) under the "Reference Load for Timing Measurements" . 2)The CK/\overline{CK} input reference level (for timing reference to CK/\overline{CK}) is the point at which CK and \overline{CK} cross. The DQS / \overline{DQS} , input reference level is the crosspoint when in differential strobe mode.

³⁾ Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low. 4)The output timing reference voltage level is $V_{\rm TT}$.

⁵⁾ $t_{\text{RAS,MAX}}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x $t_{\text{REFI-}}$



5.7.2 AC Timing Parameters

List of Timing Parameters

							T	ABL	E 29
					Timi	ng Parame			_
Parameter	Symbol	-16		-20	-20		-25		Notes
		Min.	Max.	Min.	Max.	Min.	Max.		1)2)3)4) 5)6)
DQ output access time from CK / CK	t_{AC}	-4 00	+400	-450	+450	-500	+500	ps	
CAS A to CAS B command period	$t_{\rm CCD}$	2	_	2	_	2	_	t_{CK}	
CK, CK high-level width	t_{CH}	0.45	0.55	0.45	0.55	0.45	0.55	t_{CK}	
CKE minimum high and low pulse width	t_{CKE}	3	_	3	-	3	-	t_{CK}	
CK, CK low-level width	t_{CL}	0.45	0.55	0.45	0.55	0.45	0.55	t_{CK}	
Auto-Precharge write recovery + precharge time	t_{DAL}	WR + t_{RP}	_	WR + t_{RP}	_	WR + t_{RP}	_	t_{CK}	7)
Minimum time clocks remain ON after CKE asynchronously drops LOW	t_{DELAY}	$t_{\rm IS}$ + $t_{\rm CK}$ + $t_{\rm IH}$		$t_{\rm IS}$ + $t_{\rm CK}$ + $t_{\rm IH}$	_	$t_{\rm IS}$ + $t_{\rm CK}$ + $t_{\rm IH}$	_	ns	8)
DQ and DM input hold time (differential data strobe)	t _{DH}	90		145		250	_	ps	9)
DQ and DM input hold time (single ended data strobe)	t _{DH1}	-160		-105	_	0	_	ps	9)
DQ and DM input pulse width (each input)	t_{DIPW}	0.35	_	0.35	_	0.35	_	t _{CK}	
DQS output access time from CK / CK	t _{DQSCK}	-400	+400	-4 50	+450	-500	+500	ps	9)
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	0.35	_	0.35	_	t_{CK}	
DQS-DQ skew (for DQS & associated DQ signals)	t_{DQSQ}	_	280	_	280	_	280	ps	10)
Write command to 1st DQS latching transition	t_{DQSS}	WL – 0.25	WL + 0.25	WL – 0.25	WL + 0.25	WL – 0.25	WL + 0.25	t _{CK}	
DQ and DM input setup time (differential data strobe)	$t_{ m DS}$	-35		20		125	_	ps	9)
DQ and DM input setup time (single ended data strobe)	t _{DS1}	-160		-105		0	_	ps	9)
DQS falling edge hold time from CK (write cycle)	t _{DSH}	0.2	_	0.2	_	0.2	_	t_{CK}	
DQS falling edge to CK setup time (write cycle)	$t_{ m DSS}$	0.2	_	0.2	_	0.2	_	t_{CK}	
Four Activate Window period	$t_{\sf FAW}$	40	_	40	_	45	_	ns	11)
Clock half period	t_{HP}	MIN. (t_{CL} , t_{CH})	_	MIN. (t_{CL}, t_{CH})		MIN. (t_{CL}, t_{CH})			12)



Parameter	Symbol	-16		-20		-25		Unit	Notes 1)2)3)4)
		Min.	Max.	Min.	Max.	Min.	Max.		5)6)
Data-out high-impedance time from CK / CK	t_{HZ}	_	t _{AC.MAX}	_	t _{AC.MAX}	_	t _{AC.MAX}	ps	13)
Address and control input hold time	t_{IH}	475		525		575	_	ps	
Address and control input pulse width (each input)	t_{IPW}	0.6	_	0.6	_	0.6	_	t _{CK}	
Address and control input setup time	$t_{\rm IS}$	350		400		450	_	ps	
DQ low-impedance time from CK /	$t_{LZ(DQ)}$	$2 \times t_{\text{AC.MIN}}$	t _{AC.MAX}	$2 \times t_{\text{AC.MIN}}$	t _{AC.MAX}	$2 \times t_{\text{AC.MIN}}$	t _{AC.MAX}	ps	13)
DQS low-impedance from CK / CK	$t_{\rm LZ(DQS)}$	$t_{\rm AC.MIN}$	$t_{AC.MAX}$	$t_{AC.MIN}$	$t_{AC.MAX}$	t _{AC.MIN}	$t_{AC.MAX}$	ps	13)
Mode register set command cycle time	t_{MRD}	2	_	2	_	2	_	t _{CK}	
OCD drive mode output delay	t_{OIT}	0	12	0	12	0	12	ns	
Data output hold time from DQS	t_{QH}	t_{HP} – t_{QHS}	_	t_{HP} – t_{QHS}	_	$t_{HP}\!\!-\!\!t_{QHS}$	_		
Data hold skew factor	t_{QHS}	_	380	_	380	_	380	ps	
Average periodic refresh Interval	t_{REFI}	_	7.8	_	7.8	_	7.8	μS	14)15)
		_	3.9	_	3.9	_	3.9	μS	14)16)
Auto-Refresh to Active/Auto-Refresh command period	t_{RFC}	127.5	_	127.5	_	127.5	_	ns	17)
Read preamble	t_{RPRE}	0.9	1.1	0.9	1.1	0.9	1.1	t_{CK}	13)
Read postamble	t_{RPST}	0.40	0.60	0.40	0.60	0.40	0.60	t_{CK}	13)
Active bank A to Active bank B command period	t_{RRD}	10	_	10	_	10	_	ns	18)15)
Internal Read to Precharge command delay	t_{RTP}	7.5	_	7.5	_	7.5	_	ns	
Write preamble	t_{WPRE}	0.35 x t _{CK}	_	0.35 x t _{CK}	_	0.35 x t _{CK}	_	t_{CK}	
Write postamble	t_{WPST}	0.40	0.60	0.40	0.60	0.40	0.60	t_{CK}	18)
Write recovery time for write without Auto-Precharge	t_{WR}	14	_	14	_	15	_	ns	
Write recovery time for write with Auto-Precharge	WR	$t_{\rm WR}/t_{\rm CK}$		$t_{\rm WR}/t_{\rm CK}$		$t_{\rm WR}/t_{\rm CK}$		t _{CK}	19)
Internal Write to Read command delay	t_{WTR}	7.5	_	7.5	_	7.5	_	ns	20)
Exit power down to any valid command (other than NOP or Deselect)	t_{XARD}	2	_	2	_	2	_	t _{CK}	21)
Exit active power-down mode to Read command (slow exit, lower power)	t_{XARDS}	10 – AL	_	10 – AL	_	8 – AL	_	t _{CK}	21)
Exit precharge power-down to any valid command (other than NOP or Deselect)	t_{XP}	2	_	2	_	2	_	t _{CK}	



Parameter	Symbol	-16		-20		-25		Unit	Notes 1)2)3)4)
		Min.	Max.	Min.	Max.	Min.	Max.		5)6)
Exit Self-Refresh to non-Read command	t _{XSNR}	t _{RFC} +10	_	t _{RFC} +10	_	t _{RFC} +10	_	ns	
Exit Self-Refresh to Read command	t_{XSRD}	200	_	200	_	200	_	t_{CK}	

- 1) V_{DDQ} , V_{DD} refer to **Chapter 1**.
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. For other Slew Rates see Chapter 5 of this data sheet
- 4) The CK / $\overline{\text{CK}}$ input reference level (for timing reference to CK / $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross.The DQS / $\overline{\text{DQS}}$, input reference level is the crosspoint when in differential strobe mode;The input reference level for signals other than CK/ $\overline{\text{CK}}$, DQS / $\overline{\text{DQS}}$, is defined in Chapter 5.3 of this data sheet.
- 5) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes. During the period before $V_{\rm REF}$ stabilizes, CKE = 0.2 x $V_{\rm DDQ}$ is recognized as low.
- 6) The output timing reference voltage level is $V_{\rm TT}$. See Chapter 5 for the reference load for timing measurements.
- 7) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MR.
- 8) The clock frequency is allowed to change during self-refresh mode or precharge power-down mode. In case of clock frequency change during power-down, a specific procedure is required.
- 9) timing is referenced to JEDEC definition;
- 10) Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output Slew Rate mis-match between DQS / DQS and associated DQ in any given cycle.
- 11) ×16 (2k page size)
- 12) MIN (t_{CL} , t_{CH}) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for t_{CL} and t_{CH}).
- 13) The t_{HZ} , t_{RPST} and t_{LZ} , t_{RPRE} parameters are referenced to a specific voltage level, which specify when the device output is no longer driving (t_{HZ} , t_{RPST}), or begins driving (t_{LZ} , t_{RPRE}). t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are verified by design and characterization, but not subject to production test.
- 14) The Auto-Refresh command interval has be reduced to $3.9~\mu s$ when operating the DDR2 DRAM in a temperature range between $85~^{\circ}C$ and $95~^{\circ}C$.
- 15) 0 °C $\leq T_{\text{CASE}} \leq$ 85 °C
- 16) 85 °C $< T_{\text{CASE}} \le$ 95 °C
- 17) A maximum of eight Auto-Refresh commands can be posted to any given DDR2 SDRAM device.
- 18) The maximum limit for the t_{WPST} parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 19) WR must be programmed to fulfill the minimum requirement for the t_{WR} timing parameter, where $WR_{\text{MIN}}[\text{cycles}] = t_{\text{WR}}(\text{ns})/t_{\text{CK}}(\text{ns})$ rounded up to the next integer value. $t_{\text{DAL}} = \text{WR} + (t_{\text{RP}}/t_{\text{CK}})$. For each of the terms, if not already an integer, round to the next highest integer. t_{CK} refers to the application clock period. WR refers to the WR parameter stored in the MRS.
- 20) Minimum t_{WTR} is two clocks when operating the DDR2-SDRAM at frequencies ≤ 200 MHz.
- 21) User can choose two different active power-down modes for additional power saving via MRS address bit A12. In "standard active power-down mode" (MR, A12 = "0") a fast power-down exit timing t_{XARD} can be used. In "low active power-down mode" (MR, A12 = "1") a slow power-down exit timing t_{XARD} has to be satisfied.



5.7.3 ODT AC Electrical Characteristics

TAB	I = I	30
IAD		J U

	ODT	AC Characteris	tics and Operating Co		for all bins
Symbol	Parameter / Condition	Values	Values		Note
		Min.	Max.		
t_{AOND}	ODT turn-on delay	2	2	n_{CK}	1)
t _{AON}	ODT turn-on	t _{AC.MIN}	$t_{AC.MAX}$ + 0.7 ns	ns	1)2)
t_{AONPD}	ODT turn-on (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	2 t _{CK +} t _{AC.MAX} + 1 ns	ns	1)
t_{AOFD}	ODT turn-off delay	2.5	2.5	n_{CK}	1)
t_{AOF}	ODT turn-off	t _{AC.MIN}	$t_{AC.MAX}$ + 0.6 ns	ns	1)3)
t_{AOFPD}	ODT turn-off (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	2.5 t _{CK +} t _{AC.MAX} + 1 ns	ns	1)
t_{ANPD}	ODT to Power Down Mode Entry Latency	3	_	n_{CK}	1)
t_{AXPD}	ODT Power Down Exit Latency	8	_	n_{CK}	1)

¹⁾ Unit " $t_{\text{CK,AVG}}$ " represents the actual $t_{\text{CK,AVG}}$ of the input clock under operation. Unit " n_{CK} " represents one clock cycle of the input clock, counting the actual clock edges. Example: $t_{\text{XP}} = 2 [n_{\text{CK}}]$ means; if Power Down exit is registered at T_{m} , an Active command may be registered at $T_{\text{m}} + 2$, even if $(T_{\text{m}} + 2 - T_{\text{m}})$ is 2 x $t_{\text{CK,AVG}} + t_{\text{ERR,2PER(Min)}}$.

²⁾ ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from t_{AOND}, which is interpreted differently per speed bin. t_{AOND} is 2 clock cycles after the clock edge that registered a first ODT HIGH counting the actual input clock edges.

³⁾ ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD}, which is interpreted differently per speed bin. If t_{CK(avg)} = 3 ns is assumed, t_{AOFD} is 1.5 ns (= 0.5 x 3 ns) after the second trailing clock edge counting from the clock edge that registered a first ODT LOW and by counting the actual input clock edges.



6 Currents Measurement Conditions

TABLE 31

I _{DD} Measur	ement C	ondition
Parameter	Symbol	Note
Operating Current - One bank Active - Precharge $t_{\text{CK}} = t_{\text{CK(IDD)}}, t_{\text{RC}} = t_{\text{RC(IDD)}}, t_{\text{RAS}} = t_{\text{RAS.MIN(IDD)}}, \text{ CKE is HIGH, } \overline{\text{CS}} \text{ is HIGH between valid commands.}$ Address and control inputs are switching; Databus inputs are switching.	I_{DD0}	1)2)3)4)5)6)
Operating Current - One bank Active - Read - Precharge $I_{\text{OUT}} = 0 \text{ mA}$, $B_{\text{L}} = 4$, $t_{\text{CK}} = t_{\text{CK(IDD)}}$, $t_{\text{RC}} = t_{\text{RC(IDD)}}$, $t_{\text{RAS}} = t_{\text{RAS.MIN(IDD)}}$, $t_{\text{RCD}} = t_{\text{RCD(IDD)}}$	I_{DD1}	1)2)3)4)5)6)
inputs are switching. Precharge Power-Down Current All banks idle; CKE is LOW; $t_{CK} = t_{CK(IDD)}$; Other control and address inputs are stable; Data bus inputs are floating	I_{DD2P}	1)2)3)4)5)6)
Precharge Standby Current All banks idle; $\overline{\text{CS}}$ is HIGH; CKE is HIGH; $t_{\text{CK}} = t_{\text{CK(IDD)}}$; Other control and address inputs are switching, Data bus inputs are switching	I_{DD2N}	1)2)3)4)5)6)
Precharge Quiet Standby Current All banks idle; \overline{CS} is HIGH; CKE is HIGH; $t_{CK} = t_{CK(IDD)}$; Other control and address inputs are stable, Data bus inputs are floating.	I_{DD2Q}	1)2)3)4)5)6)
Active Power-Down Current All banks open; $t_{CK} = t_{CK(IDD)}$, CKE is LOW; Other control and address inputs are stable; Data bus inputs are floating. MRS A12 bit is set to "0" (Fast Power-down Exit).	$I_{\mathrm{DD3P(0)}}$	1)2)3)4)5)6)
Active Power-Down Current All banks open; $t_{CK} = t_{CK(IDD)}$, CKE is LOW; Other control and address inputs are stable, Data bus inputs are floating. MRS A12 bit is set to 1 (Slow Power-down Exit);	$I_{\mathrm{DD3P(1)}}$	1)2)3)4)5)6)
Active Standby Current All banks open; $t_{\text{CK}} = t_{\text{CK(IDD)}}$; $t_{\text{RAS}} = t_{\text{RAS.MAX(IDD)}}$, $t_{\text{RP}} = t_{\text{RP(IDD)}}$; CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	I_{DD3N}	1)2)3)4)5)6)
Operating Current Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = $CL_{(IDD)}$; $t_{CK} = t_{CK(IDD)}$; $t_{RAS} = t_{RAS.MAX.(IDD)}$, $t_{RP} = t_{RP(IDD)}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching; $I_{OUT} = 0$ mA.	$I_{\rm DD4R}$	1)2)3)4)5)6)
Operating Current Burst Write: All banks open; Continuous burst writes; BL = 4; AL = 0, CL = $CL_{(IDD)}$; $t_{CK} = t_{CK(IDD)}$; $t_{RAS} = t_{RAS.MAX(IDD)}$, $t_{RP} = t_{RP(IDD)}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;	I_{DD4W}	1)2)3)4)5)6)
Burst Refresh Current $t_{\text{CK}} = t_{\text{CK}(\text{IDD})}$, Refresh command every $t_{\text{RFC}} = t_{\text{RFC}(\text{IDD})}$ interval, CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.	I_{DD5B}	1)2)3)4)5)6)
Distributed Refresh Current $t_{\text{CK}} = t_{\text{CK}(\text{IDD})}$, Refresh command every $t_{\text{REFI}} = 7.8 \mu \text{s}$ interval, CKE is LOW and $\overline{\text{CS}}$ is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.	I_{DD5D}	1)2)3)4)5)6)



Parameter	Symbol	Note
Self-Refresh Current CKE \leq 0.2 V; external clock off, CK and $\overline{\text{CK}}$ at 0 V; Other control and address inputs are floating, Data bus inputs are floating.	I_{DD6}	1)2)3)4)5)6)
Operating Bank Interleave Read Current All banks interleaving reads, $I_{\text{OUT}} = 0$ mA; BL = 4, CL = CL _(IDD) , $\underline{\text{AL}} = t_{\text{RCD(IDD)}} \cdot 1 \times t_{\text{CK(IDD)}}$; $t_{\text{CK}} = t_{\text{CK(IDD)}}$, $t_{\text{RRD}} = t_{\text{RRD(IDD)}}$; tFAW = tFAW(IDD); CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands. Address bus inputs are stable during deselects; Data bus is switching.	I_{DD7}	1)2)3)4)5)6)7)

- 1) HYB18T1G161C2F–20/25 with $V_{\rm DDQ}$ = 1.5 V ± 0.05 V; $V_{\rm DD}$ = 1.5 V ± 0.05 V HYB18T1G161C2F–16/20/25 with $V_{\rm DDQ}$ = 1.8 V ± 0.1 V; $V_{\rm DD}$ = 1.8 V ± 0.1 V
- 2) I_{DD} specifications are tested after the device is properly initialized
- 3) I_{DD} parameter are specified with ODT disabled
- 4) Data Bus consists of DQ, DM, DQS, DQS, LDQS, LDQS, UDQS and UDQS
- 5) Definitions for $I_{\rm DD}$: see **Table 32**
- 6) Timing parameter minimum and maximum values for $I_{\rm DD}$ current measurements
- 7) A = Activate, RA = Read with Auto-Precharge, D=DESELECT

Detailed $I_{\rm DD7}$

The detailed timings are shown below for IDD7. Changes will be required if timing parameter changes are made to the specification. Legend: A = Active; RA = Read with Autoprecharge; D = Deselect.

I_{DD7} : Operating Current: All Bank Interleave Read operation

All banks are being interleaved at minimum $t_{RC.IDD}$ without violating $t_{RRD.IDD}$ and $t_{FAW.IDD}$ using a burst length of 4. Control and address bus inputs are STABLE during DESELECTs. IOUT = 0 mA.

Timing Patterns for devices with 2KB page size

HYB18T1G161C2F-25 (400 MHz): A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D

HYB18T1G161C2F–20 (500 MHz): A0 RA0 D D D A1 RA1 D D D A2 RA2 D D D A3 RA3 D D D A4 RA4 D D D A5 RA5 D D D A6 RA6 D D D A7 RA7 D D D

TABLE 32 Definition for Ipp

Parameter	Description
LOW	defined as $V_{\rm IN} \leq V_{\rm IL(ac).MAX}$
HIGH	defined as $V_{\rm IN} \geq V_{\rm IH(ac).MIN}$
STABLE	defined as inputs are stable at a HIGH or LOW level
FLOATING	defined as inputs are $V_{\rm REF}$ = $V_{\rm DDQ}$ / 2
SWITCHING	defined as: Inputs are changing between high and low every other clock (once per two clocks) for address and control signals, and inputs changing between high and low every other clock (once per clock) for DQ signals not including mask or strobes



TABLE 33

				$I_{\rm DD}$ Specification (1.5 V)
Speed Grade	-20	-25	Unit	Note
Symbol	typ.	typ.		
I_{DD0}	83	79	mA	
I_{DD1}	94	90	mA	
I_{DD2P}	5	4	mA	
I_{DD2N}	46	41	mA	
I_{DD2Q}	42	37	mA	
$I_{\mathrm{DD3P(0)}}$	28	25	mA	1)
$I_{\mathrm{DD3P(1)}}$	8	8	mA	2)
I_{DD3N}	52	46	mA	
I_{DD4R}	190	162	mA	
I_{DD4W}	170	146	mA	
I_{DD5B}	193	188	mA	
I_{DD5D}	8	7	mA	3)
I_{DD6}	5	5	mA	3)
I_{DD7}	298	291	mA	

- 1) MRS(12)=0
- 2) MRS(12)=1
- $3) \quad 0 \leq T_{CASE} \leq 85^{\circ}C$

TABLE 34

				I _{DD} S	I _{DD} Specification (1.8 v)		
Speed Grade	-16	-20	-25	Unit	Note		
Symbol	typ.	typ.	typ.				
I_{DD0}	101	88	83	mA			
I_{DD1}	114	99	95	mA			
I_{DD2P}	5	5	5	mA			
I_{DD2N}	57	51	45	mA			
I_{DD2Q}	52	46	42	mA			
$I_{\mathrm{DD3P(0)}}$	32	29	26	mA	1)		
$I_{DD3P(1)}$	8	8	8	mA	2)		
I_{DD3N}	63	56	50	mA			
I_{DD4R}	223	195	168	mA			
I_{DD4W}	204	179	154	mA			
I_{DD5B}	203	197	192	mA			
I_{DD5D}	8	8	8	mA	3)		
I_{DD6}	5	5	5	mA	3)		
I_{DD7}	308	302	296	mA			



- 1) MRS(12)=0
- 2) MRS(12)=1
- 3) $0 \le T_{CASE} \le 85^{\circ}C$

6.1 I_{DD} Test Conditions

For testing the $I_{\rm DD}$ parameters, the following timing parameters are used:

			$I_{ extsf{DD}}$ Me	asurer			E 35
Parameter		Symbol	-16	-20	-25	Unit	Notes
CAS Latency		CL _{IDD}	7	7	6	t _{CK}	_
Clock Cycle Time		t_{CKIDD}	1.66	2.0	2.5	ns	_
Active to Read or Write delay		$t_{RCD.IDD}$	15	15	15	ns	_
Active to Active / Auto-Refresh command period		$t_{ m RC.IDD}$	60	60	60	ns	_
Active bank A to Active bank B comm	and delay	$t_{RRD.IDD}$	10	10	10	ns	1)
Four Active Window Period		$t_{FAW(IDD)}$	40	40	45	ns	_
Active to Precharge Command		$t_{RAS.MIN.IDD}$	45	45	45	ns	_
		$t_{RAS.MAX.IDD}$	70k	70k	70k	ns	_
Precharge Command Period		$t_{RP.IDD}$	15	15	15	ns	_
Auto-Refresh to Active / Auto-Refresh command period		$t_{RFC.IDD}$	127.5	127.5	127.5	ns	_
Average periodic Refresh interval	$0^{\circ}\text{C} \le T_{\text{CASE}} \le 85^{\circ}\text{C}$	t_{REFI}	7.8	7.8	7.8	μS	_
	$85^{\circ}\text{C} \le T_{\text{CASE}} \le 95^{\circ}\text{C}$		3.9	3.9	3.9	μS	

^{1) 2} kB page size;

6.1.1 On Die Termination (ODT) Current

The ODT function adds additional current consumption to the DDR2 SDRAM when enabled by the EMRS(1). Depending on address bits A6 & A2 in the EMRS(1) a "weak" or "strong" termination can be selected. The current consumption for any terminated input pin depends on whether the input pin is in tri-state or driving "0" or "1", as long a ODT is enabled during a given period of time.. See **Table 36**.


		ODI	Γ curren	it per tei		BLE 36 I input pin
ODT Current		EMRS(1) State	Min.	Тур.	Max.	Unit
Enabled ODT current per DQadded I _{DDQ} current for	I_{ODTO}	A6 = 0, A2 = 1	5	6	7.5	mA/DQ
ODT enabled;ODT is HIGH; Data Bus inputs are floating		A6 = 1, A2 = 0	2.5	3	3.75	mA/DQ
		A6 = 1, A2 = 1	7.5	9	11.25	mA/DQ
Active ODT current per DQ added I _{DDQ} current for ODT enabled;ODT is HIGH; worst case of Data Bus inputs are stable or switching.	I_{ODTT}	A6 = 0, A2 = 1	10	12	15	mA/DQ
		A6 = 1, A2 = 0	5	6	7.5	mA/DQ
		A6 = 1, A2 = 1	15	18	22.5	mA/DQ

Note: For power consumption calculations the ODT duty cycle has to be taken into account



7 Package

7.1 Package Dimension



Notes

- 1. Drawing according to ISO 8015
- 2. Dimensions in mm
- 3. General tolerances +/- 0.15



7.2 Package Thermal Characteristics

					TABLE 37			
Package thermal characteristi							aracteristics	
JESD51	Theta_jA ¹⁾				Theta_jC ²⁾			
JEDEC Board	1s0p			2s0p				
Air Flow	0 m/s	1 m/s	3 m/s	0 m/s	1 m/s	3 m/s		
Rth[K/W]	69	53	47	41	35	33	5	

¹⁾ Junction to Ambient thermal resistance. The value has been obtained by simulation using the conditions stated in the Industrial standard.

²⁾ Junction to Case thermal resistance. The value has been obtained by simulation.



List of Illustrations

Figure 1	Chip Configuration, PG-TFBGA-84 (top view)	8
Figure 2	Single-ended AC Input Test Conditions Diagram	
Figure 3	Differential DC and AC Input and Output Logic Levels Diagram	
Figure 4	AC Overshoot / Undershoot Diagram for Address and Control Pins	
Figure 5	AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins	25
Figure 6	Package Outline PG-TFBGA-84	35



List of Tables

Table 1	Ordering Information for RoHS compliant products	3
Table 2	Chip Configuration of DDR2 SDRAM	5
Table 3	Abbreviations for Ball Type	7
Table 4	Abbreviations for Buffer Type	7
Table 5	DDR2 Addressing	
Table 6	Mode Register Definition (BA[2:0] = 000 _B)	10
Table 7	Extended Mode Register Definition (BA[2:0] = 001 _B)	11
Table 8	EMRS(2) Programming Extended Mode Register Definition (BA[2:0]=010 _B)	13
Table 9	EMR(3) Programming Extended Mode Register Definition(BA[2:0]=011 _B)	14
Table 10	ODT Truth Table	15
Table 11	Burst Length and Sequence	15
Table 12	Command Truth Table	16
Table 13	Clock Enable (CKE) Truth Table for Synchronous Transitions	17
Table 14	Data Mask (DM) Truth Table	17
Table 15	Absolute Maximum Ratings	18
Table 16	DRAM Component Operating Temperature Range	
Table 17	Recommended DC Operating Conditions (SSTL_18)	
Table 18	ODT DC Electrical Characteristics	
Table 19	Input and Output Leakage Currents	
Table 20	DC & AC Logic Input Levels	
Table 21	Single-ended AC Input Test Conditions	
Table 22	Differential DC and AC Input and Output Logic Levels	21
Table 23	Full Strength Calibrated Pull-up Driver Characteristics	
Table 24	Full Strength Calibrated Pull-down Driver Characteristics	
Table 25	Input / Output Capacitance	
Table 26	AC Overshoot / Undershoot Specification for Address and Control Pins	
Table 27	AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins	
Table 28	Speed Grade Definition	
Table 29	Timing Parameter by Speed Grade	
Table 30	ODT AC Characteristics and Operating Conditions for all bins	30
Table 31	I _{DD} Measurement Conditions	31
Table 32	Definition for I _{DD}	32
Table 33	I _{DD} Specification (1.5 V)	
Table 34	I _{DD} Specification (1.8 V)	
Table 35	I _{DD} Measurement Test Condition	34
Table 36	ODT current per terminated input pin	34
Table 37	Package thermal characteristics.	36



Contents

1 1.1	Overview Features	
1.1	Description	
2 2.1 2.2	Configuration Chip Configuration DDR2 Addressing.	5
3	Functional Description	10
4	Truth Tables	16
5 5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.7.1 5.7.2 5.7.3	Electrical Characteristics Absolute Maximum Ratings DC Characteristics DC & AC Characteristics Output Buffer Characteristics Input / Output Capacitance Overshoot and Undershoot Specification AC Characteristics Speed Grade Definitions AC Timing Parameters ODT AC Electrical Characteristics	18 20 23 24 26 26
6	Currents Measurement Conditions	31
6.1 6.1.1	I _{DD} Test Conditions	34
7	Package	35
7.1	Package Dimension	
7.2	Package Thermal Characteristics.	36



Edition 2008-08
Published by Qimonda AG
Gustav-Heinemann-Ring 212
D-81739 München, Germany
© Qimonda AG 2008.
All Rights Reserved.

Legal Disclaimer

THE INFORMATION GIVEN IN THIS INTERNET DATA SHEET SHALL IN NO EVENT BE REGARDED AS A GUARANTEE OF CONDITIONS OR CHARACTERISTICS. WITH RESPECT TO ANY EXAMPLES OR HINTS GIVEN HEREIN, ANY TYPICAL VALUES STATED HEREIN AND/OR ANY INFORMATION REGARDING THE APPLICATION OF THE DEVICE, QIMONDA HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Under no circumstances may the Qimonda product as referred to in this Internet Data Sheet be used in

- 1. Any applications that are intended for military usage (including but not limited to weaponry), or
- 2. Any applications, devices or systems which are safety critical or serve the purpose of supporting, maintaining, sustaining or protecting human life (such applications, devices and systems collectively referred to as "Critical Systems"), if
 - a) A failure of the Qimonda product can reasonable be expected to directly or indirectly -
 - (i) Have a detrimental effect on such Critical Systems in terms of reliability, effectiveness or safety; or
 - (ii) Cause the failure of such Critical Systems; or
 - b) A failure or malfunction of such Critical Systems can reasonably be expected to directly or indirectly -
 - (i) Endanger the health or the life of the user of such Critical Systems or any other person; or
 - (ii) Otherwise cause material damages (including but not limited to death, bodily injury or significant damages to property, whether tangible or intangible).