# **Document Title**

Multi-Chip Package MEMORY
32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 4M(512Kx8/256Kx16) Full CMOS SRAM

# **Revision History**

| Revision No. | <u>History</u>      | Draft Date        | <u>Remark</u> |
|--------------|---------------------|-------------------|---------------|
| 0.0          | Initial Draft       | February 22, 2002 | Preliminary   |
| 1.0          | Final Specification | June 24, 2002     | Final         |

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



# Multi-Chip Package MEMORY 32M Bit (4Mx8/2Mx16) Dual Bank NOR Flash Memory / 4M(512Kx8/256Kx16) Full CMOS SRAM

#### **FEATURES**

Power Supply voltage: 2.7V to 3.3V

Organization

- Flash: 4,194,304 x 8 / 2,097,152 x 16 bit - SRAM: 524,288 x 8 / 262,144 x 16 bit

Access Time (@2.7V)

Flash: 70 ns, SRAM: 55 nsPower Consumption (typical value)

- Flash Read Current : 14 mA (@5MHz) Program/Erase Current : 15 mA Standby mode/Autosleep mode : 5 μA

Read while Program or Read while Erase : 25 mA

- SRAM Operating Current : 20 mA Standby Current : 0.5 μA

• Secode(Security Code) Block : Extra 64KB Block (Flash)

• Block Group Protection / Unprotection (Flash)

• Flash Bank Size: 8Mb / 24Mb, 16Mb / 16Mb

• Flash Endurance : 100,000 Program/Erase Cycles Minimum

SRAM Data Retention: 1.5 V (min.)
Industrial Temperature: -40°C ~ 85°C

 Package: 69-ball TBGA Type - 8 x 11mm, 0.8 mm pitch 1.2mm(max.) Thickness

#### **GENERAL DESCRIPTION**

The K5A3x40YT(B)B featuring single 3.0V power supply is a Multi Chip Package Memory which combines 32Mbit Dual Bank Flash and 4Mbit fCMOS SRAM.

The 32Mbit Flash memory is organized as 4M x8 or 2M x16 bit and 4Mbit SRAM is organized as 512K x8 or 256K x16 bit. The memory architecture of flash memory is designed to divide its memory arrays into 71 blocks and this provides highly flexible erase and program capability. This device is capable of reading data from one bank while programming or erasing in the other bank with dual bank organization.

The Flash memory performs a program operation in units of 8 bits (Byte) or 16 bits (Word) and erases in units of a block. Single or multiple blocks can be erased. The block erase operation is completed for typically 0.7sec.

The 4Mbit SRAM supports low data retention voltage for battery backup operation with low data retention current.

The K5A3x40YT(B)B is suitable for the memory of mobile communication system to reduce mount area. This device is available in 69-ball TBGA Type package.

#### **BALL DESCRIPTION**

| Ball Name         | Description  |
|-------------------|--|
| Ao to A17         | Address Input Balls (Common)                           |
| A-1, A18 to A20   | Address Input Balls (Flash Memory)                     |
| DQ0 to DQ15       | Data Input/Output Balls (Common)                       |
| RESET             | Hardware Reset (Flash Memory)                          |
| WP/ACC            | Write Protection / Acceleration Program (Flash Memory) |
| Vcc <sub>S</sub>  | Power Supply (SRAM)                                    |
| Vcc <sub>F</sub>  | Power Supply (Flash Memory)                            |
| Vss               | Ground (Common)  |
| UB                | Upper Byte Enable (SRAM)                               |
| LB                | Lower Byte Enable (SRAM)                               |
| BYTE <sub>S</sub> | BYTE <sub>S</sub> Control (SRAM)                       |
| BYTE <sub>F</sub> | BYTE <sub>F</sub> Control (Flash Memory)               |
| SA                | Address Inputs (SRAM)                                  |
| CE <sub>F</sub>   | Chip Enable (Flash Memory)                             |
| CS1 <sub>S</sub>  | Chip Enable (SRAM Low Active)                          |
| CS2 <sub>S</sub>  | Chip Enable (SRAM High Active)                         |
| WE                | Write Enable (Common)                                  |
| ŌE                | Output Enable (Common)                                 |
| RY/BY             | Ready/Busy (Flash memory)                              |
| N.C               | No Connection  |

#### **BALL CONFIGURATION**

|   | 1     | 2                            | 3    | 4     | 5                | 6                              | 7     | 8            | 9     | 10    |
|---|-------|------------------------------|------|-------|------------------|--------------------------------|-------|--------------|-------|-------|
| Α | (N.C) |                              |      |       | (N.C)            | (N.C)                          |       |              |       | (N.C) |
| В | (N.C) |                              | A7   | (IB)  | WP/<br>ACC       | $\overline{\overline{\rm WE}}$ | (A8)  | (A11)        |       |       |
| С |       | (A3)                         | (A6) | (UB)  | RESET            | CS2 <sub>S</sub>               | (A19) | A12          | (A15) |       |
| D |       | (A2)                         | (A5) | A18   | RY/BY            | (A20)                          | (A9)  | (A13)        | (N.C) |       |
| Ε | (N.C) | (A1)                         | A4   | (A17) |                  |                                | (A10) | (A14)        | (N.C) | N.C   |
| F | (N.C) | (A0)                         | Vss  | DQ1   |                  |                                | DQ6   | SA           | (A16) | (N.C) |
| G |       | $\overline{\overline{CE}_F}$ | (OE) | DQ9   | DQ3              | DQ4                            | DQ13  | DQ15<br>/A-1 | BYTE  |       |
| Н |       | CS <sub>1</sub> s            | DQ0  | DQ10  | Vcc <sub>F</sub> | Vccs                           | DQ12  | DQ7          | Vss   |       |
| J |       |                              | DQ8  | DQ2   | DQ11             | BYTE                           | DQ5   | DQ14         |       |       |
| K | (N.C) |                              |      |       | (N.C)            | (N.C)                          |       |              |       | N.C   |

69 Ball TBGA , 0.8mm Pitch Top View (Ball Down)

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



#### ORDERING INFORMATION




Figure 1. FUNCTIONAL BLOCK DIAGRAM






Table 1. Flash Memory Top Boot Block Address (K5A3240YT/K5A3340YT)

| K5          | K5          |       |     |     |     | Bloc | k Add | ress |     |     |     | Block Size | Address Range   |                 |  |
|-------------|-------------|-------|-----|-----|-----|------|-------|------|-----|-----|-----|------------|-----------------|-----------------|--|
| A3240<br>YT | A3340<br>YT | Block | A20 | A19 | A18 | A17  | A16   | A15  | A14 | A13 | A12 | (KB/KW)    | Byte Mode       | Word Mode       |  |
|             |             | BA70  | 1   | 1   | 1   | 1    | 1     | 1    | 1   | 1   | 1   | 8/4        | 3FE000H-3FFFFFH | 1FF000H-1FFFFFH |  |
|             |             | BA69  | 1   | 1   | 1   | 1    | 1     | 1    | 1   | 1   | 0   | 8/4        | 3FC000H-3FDFFFH | 1FE000H-1FEFFFH |  |
|             |             | BA68  | 1   | 1   | 1   | 1    | 1     | 1    | 1   | 0   | 1   | 8/4        | 3FA000H-3FBFFFH | 1FD000H-1FDFFFH |  |
|             |             | BA67  | 1   | 1   | 1   | 1    | 1     | 1    | 1   | 0   | 0   | 8/4        | 3F8000H-3F9FFFH | 1FC000H-1FCFFFH |  |
|             |             | BA66  | 1   | 1   | 1   | 1    | 1     | 1    | 0   | 1   | 1   | 8/4        | 3F6000H-3F7FFFH | 1FB000H-1FBFFFH |  |
|             |             | BA65  | 1   | 1   | 1   | 1    | 1     | 1    | 0   | 1   | 0   | 8/4        | 3F4000H-3F5FFFH | 1FA000H-1FAFFFH |  |
|             |             | BA64  | 1   | 1   | 1   | 1    | 1     | 1    | 0   | 0   | 1   | 8/4        | 3F2000H-3F3FFFH | 1F9000H-1F9FFFH |  |
|             |             | BA63  | 1   | 1   | 1   | 1    | 1     | 1    | 0   | 0   | 0   | 8/4        | 3F0000H-3F1FFFH | 1F8000H-1F8FFFH |  |
| Bank1       |             | BA62  | 1   | 1   | 1   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 3E0000H-3EFFFFH | 1F0000H-1F7FFFH |  |
|             |             | BA61  | 1   | 1   | 1   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 3D0000H-3DFFFFH | 1E8000H-1EFFFFH |  |
|             |             | BA60  | 1   | 1   | 1   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 3C0000H-3CFFFFH | 1E0000H-1E7FFFH |  |
|             |             | BA59  | 1   | 1   | 1   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 3B0000H-3BFFFFH | 1D8000H-1DFFFFH |  |
|             |             | BA58  | 1   | 1   | 1   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 3A0000H-3AFFFFH | 1D0000H-1D7FFFH |  |
|             |             | BA57  | 1   | 1   | 1   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 390000H-39FFFFH | 1C8000H-1CFFFFH |  |
|             |             | BA56  | 1   | 1   | 1   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 380000H-38FFFFH | 1C0000H-1C7FFFH |  |
|             |             | BA55  | 1   | 1   | 0   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 370000H-37FFFFH | 1B8000H-1BFFFFH |  |
|             |             | BA54  | 1   | 1   | 0   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 360000H-36FFFFH | 1B0000H-1B7FFFH |  |
|             | Bank1       | BA53  | 1   | 1   | 0   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 350000H-35FFFFH | 1A8000H-1AFFFFH |  |
|             | Daliki      | BA52  | 1   | 1   | 0   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 340000H-34FFFFH | 1A0000H-1A7FFFH |  |
|             |             | BA51  | 1   | 1   | 0   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 330000H-33FFFFH | 198000H-19FFFFH |  |
|             |             | BA50  | 1   | 1   | 0   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 320000H-32FFFFH | 190000H-197FFFH |  |
|             |             | BA49  | 1   | 1   | 0   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 310000H-31FFFFH | 188000H-18FFFFH |  |
|             |             | BA48  | 1   | 1   | 0   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 300000H-30FFFFH | 180000H-187FFFH |  |
|             |             | BA47  | 1   | 0   | 1   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 2F0000H-2FFFFFH | 178000H-17FFFFH |  |
|             |             | BA46  | 1   | 0   | 1   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 2E0000H-2EFFFFH | 170000H-177FFFH |  |
|             |             | BA45  | 1   | 0   | 1   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 2D0000H-2DFFFFH | 168000H-16FFFFH |  |
|             |             | BA44  | 1   | 0   | 1   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 2C0000H-2CFFFFH | 160000H-167FFFH |  |
|             |             | BA43  | 1   | 0   | 1   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 2B0000H-2BFFFFH | 158000H-15FFFFH |  |
|             |             | BA42  | 1   | 0   | 1   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 2A0000H-2AFFFFH | 150000H-157FFFH |  |
| Bank2       |             | BA41  | 1   | 0   | 1   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 290000H-29FFFFH | 148000H-14FFFFH |  |
|             |             | BA40  | 1   | 0   | 1   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 280000H-28FFFFH | 140000H-147FFFH |  |
|             |             | BA39  | 1   | 0   | 0   | 1    | 1     | 1    | Χ   | Х   | Х   | 64/32      | 270000H-27FFFH  | 138000H-13FFFFH |  |
|             |             | BA38  | 1   | 0   | 0   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 260000H-26FFFFH | 130000H-137FFFH |  |
|             |             | BA37  | 1   | 0   | 0   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 250000H-25FFFFH | 128000H-12FFFFH |  |
|             |             | BA36  | 1   | 0   | 0   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 240000H-24FFFFH | 120000H-127FFFH |  |
|             |             | BA35  | 1   | 0   | 0   | 0    | 1     | 1    | Χ   | Χ   | Х   | 64/32      | 230000H-23FFFFH | 118000H-11FFFFH |  |



Table 1. Flash Memory Top Boot Block Address (K5A3240YT/K5A3340YT)

| K5          | K5          |       |     |     |     | Bloc | k Add | ress |     |     |     | Block Size | Address Range   |                 |  |
|-------------|-------------|-------|-----|-----|-----|------|-------|------|-----|-----|-----|------------|-----------------|-----------------|--|
| A3240<br>YT | A3340<br>YT | Block | A20 | A19 | A18 | A17  | A16   | A15  | A14 | A13 | A12 | (KB/KW)    | Byte Mode       | Word Mode       |  |
|             |             | BA34  | 1   | 0   | 0   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 220000H-22FFFFH | 110000H-117FFFH |  |
|             | Bank1       | BA33  | 1   | 0   | 0   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 210000H-21FFFFH | 108000H-10FFFFH |  |
|             |             | BA32  | 1   | 0   | 0   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 200000H-20FFFFH | 100000H-107FFFH |  |
|             |             | BA31  | 0   | 1   | 1   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 1F0000H-1FFFFFH | 0F8000H-0FFFFFH |  |
|             |             | BA30  | 0   | 1   | 1   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 1E0000H-1EFFFFH | 0F0000H-0F7FFFH |  |
|             |             | BA29  | 0   | 1   | 1   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 1D0000H-1DFFFFH | 0E8000H-0EFFFFH |  |
|             |             | BA28  | 0   | 1   | 1   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 1C0000H-1CFFFFH | 0E0000H-0E7FFFH |  |
|             |             | BA27  | 0   | 1   | 1   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 1B0000H-1BFFFFH | 0D8000H-0DFFFFH |  |
|             |             | BA26  | 0   | 1   | 1   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 1A0000H-1AFFFFH | 0D0000H-0D7FFFH |  |
|             |             | BA25  | 0   | 1   | 1   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 190000H-19FFFFH | 0C8000H-0CFFFFH |  |
|             |             | BA24  | 0   | 1   | 1   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 180000H-18FFFFH | 0C0000H-0C7FFFH |  |
|             |             | BA23  | 0   | 1   | 0   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 170000H-17FFFFH | 0B8000H-0BFFFFH |  |
|             |             | BA22  | 0   | 1   | 0   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 160000H-16FFFFH | 0B0000H-0B7FFFH |  |
|             |             | BA21  | 0   | 1   | 0   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 150000H-15FFFFH | 0A8000H-0AFFFFH |  |
|             |             | BA20  | 0   | 1   | 0   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 140000H-14FFFFH | 0A0000H-0A7FFFH |  |
|             |             | BA19  | 0   | 1   | 0   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 130000H-13FFFFH | 098000H-09FFFFH |  |
|             |             | BA18  | 0   | 1   | 0   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 120000H-12FFFFH | 090000H-097FFFH |  |
| Bank2       |             | BA17  | 0   | 1   | 0   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 110000H-11FFFFH | 088000H-08FFFFH |  |
|             | Bank2       | BA16  | 0   | 1   | 0   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 100000H-10FFFFH | 080000H-087FFFH |  |
|             | Bankz       | BA15  | 0   | 0   | 1   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 0F0000H-0FFFFH  | 078000H-07FFFFH |  |
|             |             | BA14  | 0   | 0   | 1   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 0E0000H-0EFFFFH | 070000H-077FFFH |  |
|             |             | BA13  | 0   | 0   | 1   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 0D0000H-0DFFFFH | 068000H-06FFFFH |  |
|             |             | BA12  | 0   | 0   | 1   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 0C0000H-0CFFFFH | 060000H-067FFFH |  |
|             |             | BA11  | 0   | 0   | 1   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 0B0000H-0BFFFFH | 058000H-05FFFFH |  |
|             |             | BA10  | 0   | 0   | 1   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 0A0000H-0AFFFFH | 050000H-057FFFH |  |
|             |             | BA9   | 0   | 0   | 1   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 090000H-09FFFFH | 048000H-04FFFFH |  |
|             |             | BA8   | 0   | 0   | 1   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 080000H-08FFFFH | 040000H-047FFFH |  |
|             |             | BA7   | 0   | 0   | 0   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 070000H-07FFFFH | 038000H-03FFFFH |  |
|             |             | BA6   | 0   | 0   | 0   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 060000H-06FFFFH | 030000H-037FFFH |  |
|             |             | BA5   | 0   | 0   | 0   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 050000H-05FFFFH | 028000H-02FFFFH |  |
|             |             | BA4   | 0   | 0   | 0   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 040000H-04FFFFH | 020000H-027FFFH |  |
|             |             | BA3   | 0   | 0   | 0   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 030000H-03FFFFH | 018000H-01FFFFH |  |
|             |             | BA2   | 0   | 0   | 0   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 020000H-02FFFFH | 010000H-017FFFH |  |
|             |             | BA1   | 0   | 0   | 0   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 010000H-01FFFFH | 008000H-00FFFFH |  |
|             |             | BA0   | 0   | 0   | 0   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 000000H-00FFFFH | 000000H-007FFFH |  |

Note: The address range is A20  $\sim$  A-1 in the byte mode (  $\overline{\text{BYTE}}_F = \text{V}_{IL}$  ) or A20  $\sim$  A0 in the word mode (  $\overline{\text{BYTE}}_F = \text{V}_{IH}$  ). The bank address bits is A20  $\sim$  A19 for K5A3240YT, A20 for K5A3340YT.

Table 2. Secode Block Addresses for Top Boot Devices

| Device              | Block Address | Block | (X8)            | (X16)           |
|---------------------|---------------|-------|-----------------|-----------------|
|                     | A20-A12       | Size  | Address Range   | Address Range   |
| K5A3240YT/K5A3340YT | 111111xxx     | 64/32 | 3F0000H-3FFFFFH | 1F8000H-1FFFFFH |



Table 3. Flash Memory Bottom Boot Block Address (K5A3240YB/K5A3340YB)

| К5          | K5          |       |     |     |     | Bloc | k Add | ress |     |     |     | Block Size | Address Range   |                 |  |
|-------------|-------------|-------|-----|-----|-----|------|-------|------|-----|-----|-----|------------|-----------------|-----------------|--|
| A3240<br>YB | A3340<br>YB | Block | A20 | A19 | A18 | A17  | A16   | A15  | A14 | A13 | A12 | (KB/KW)    | Byte Mode       | Word Mode       |  |
|             |             | BA70  | 1   | 1   | 1   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 3F0000H-3FFFFFH | 1F8000H-1FFFFFH |  |
|             |             | BA69  | 1   | 1   | 1   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 3E0000H-3EFFFFH | 1F0000H-1F7FFFH |  |
|             |             | BA68  | 1   | 1   | 1   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 3D0000H-3DFFFFH | 1E8000H-1EFFFFH |  |
|             |             | BA67  | 1   | 1   | 1   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 3C0000H-3CFFFFH | 1E0000H-1E7FFFH |  |
|             |             | BA66  | 1   | 1   | 1   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 3B0000H-3BFFFFH | 1D8000H-1DFFFFH |  |
|             |             | BA65  | 1   | 1   | 1   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 3A0000H-3AFFFFH | 1D0000H-1D7FFFH |  |
|             |             | BA64  | 1   | 1   | 1   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 390000H-39FFFFH | 1C8000H-1CFFFFH |  |
|             |             | BA63  | 1   | 1   | 1   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 380000H-38FFFFH | 1C0000H-1C7FFFH |  |
|             |             | BA62  | 1   | 1   | 0   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 370000H-37FFFFH | 1B8000H-1BFFFFH |  |
|             |             | BA61  | 1   | 1   | 0   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 360000H-36FFFFH | 1B0000H-1B7FFFH |  |
|             |             | BA60  | 1   | 1   | 0   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 350000H-35FFFFH | 1A8000H-1AFFFFH |  |
|             |             | BA59  | 1   | 1   | 0   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 340000H-34FFFFH | 1A0000H-1A7FFFH |  |
|             |             | BA58  | 1   | 1   | 0   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 330000H-33FFFFH | 198000H-19FFFFH |  |
|             |             | BA57  | 1   | 1   | 0   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 320000H-32FFFFH | 190000H-197FFFH |  |
|             |             | BA56  | 1   | 1   | 0   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 310000H-31FFFFH | 188000H-18FFFFH |  |
|             |             | BA55  | 1   | 1   | 0   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 300000H-30FFFFH | 180000H-187FFFH |  |
|             |             | BA54  | 1   | 0   | 1   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 2F0000H-2F1FFFH | 178000H-17FFFFH |  |
|             |             | BA53  | 1   | 0   | 1   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 2E0000H-2EFFFFH | 170000H-177FFFH |  |
| Bank2       | Bank2       | BA52  | 1   | 0   | 1   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 2D0000H-2DFFFFH | 168000H-16FFFFH |  |
|             |             | BA51  | 1   | 0   | 1   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 2C0000H-2CFFFFH | 160000H-167FFFH |  |
|             |             | BA50  | 1   | 0   | 1   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 2B0000H-2BFFFFH | 158000H-15FFFFH |  |
|             |             | BA49  | 1   | 0   | 1   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 2A0000H-2AFFFFH | 150000H-157FFFH |  |
|             |             | BA48  | 1   | 0   | 1   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 290000H-29FFFFH | 148000H-14FFFFH |  |
|             |             | BA47  | 1   | 0   | 1   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 280000H-28FFFFH | 140000H-147FFFH |  |
|             |             | BA46  | 1   | 0   | 0   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 270000H-27FFFFH | 138000H-13FFFFH |  |
|             |             | BA45  | 1   | 0   | 0   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 260000H-26FFFFH | 130000H-137FFFH |  |
|             |             | BA44  | 1   | 0   | 0   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 250000H-25FFFFH | 128000H-12FFFFH |  |
|             |             | BA43  | 1   | 0   | 0   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 240000H-24FFFFH | 120000H-127FFFH |  |
|             |             | BA42  | 1   | 0   | 0   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 230000H-23FFFFH | 118000H-11FFFFH |  |
|             |             | BA41  | 1   | 0   | 0   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 220000H-22FFFFH | 110000H-117FFFH |  |
|             |             | BA40  | 1   | 0   | 0   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 210000H-21FFFFH | 108000H-10FFFFH |  |
|             |             | BA39  | 1   | 0   | 0   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 200000H-20FFFFH | 100000H-107FFFH |  |
|             |             | BA38  | 0   | 1   | 1   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 1F0000H-1FFFFFH | 0F8000H-0FFFFFH |  |
|             |             | BA37  | 0   | 1   | 1   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 1E0000H-1EFFFFH | 0F0000H-0F7FFFH |  |
|             |             | BA36  | 0   | 1   | 1   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 1D0000H-1DFFFFH | 0E8000H-0EFFFFH |  |
|             |             | BA35  | 0   | 1   | 1   | 1    | 0     | 0    | Х   | Х   | Χ   | 64/32      | 1C0000H-1CFFFFH | 0E0000H-0E7FFH  |  |



Table 3. Flash Memory Bottom Boot Block Address (K5A3240YB/K5A3340YB)

| K5          | K5<br>A3340 | DI.   |     |     |     | Bloc | k Add | ress |     |     |     | Block Size | Address Range   |                 |  |
|-------------|-------------|-------|-----|-----|-----|------|-------|------|-----|-----|-----|------------|-----------------|-----------------|--|
| A3240<br>YB | A3340<br>YB | Block | A20 | A19 | A18 | A17  | A16   | A15  | A14 | A13 | A12 | (KB/KW)    | Byte Mode       | Word Mode       |  |
|             |             | BA34  | 0   | 1   | 1   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 1B0000H-1BFFFFH | 0D8000H-0DFFFFH |  |
|             |             | BA33  | 0   | 1   | 1   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 1A0000H-1AFFFFH | 0D0000H-0D7FFFH |  |
|             |             | BA32  | 0   | 1   | 1   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 190000H-19FFFFH | 0C8000H-0CFFFFH |  |
|             |             | BA31  | 0   | 1   | 1   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 180000H-18FFFFH | 0C0000H-0C7FFFH |  |
|             |             | BA30  | 0   | 1   | 0   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 170000H-17FFFFH | 0B8000H-0BFFFFH |  |
| Bank2       |             | BA29  | 0   | 1   | 0   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 160000H-16FFFFH | 0B0000H-0B7FFFH |  |
| Dalikz      |             | BA28  | 0   | 1   | 0   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 150000H-15FFFFH | 0A8000H-0AFFFFH |  |
|             |             | BA27  | 0   | 1   | 0   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 140000H-14FFFFH | 0A0000H-0A7FFFH |  |
|             |             | BA26  | 0   | 1   | 0   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 130000H-13FFFFH | 098000H-09FFFFH |  |
|             |             | BA25  | 0   | 1   | 0   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 120000H-12FFFFH | 090000H-097FFFH |  |
|             |             | BA24  | 0   | 1   | 0   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 110000H-11FFFFH | 088000H-08FFFFH |  |
|             |             | BA23  | 0   | 1   | 0   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 100000H-10FFFFH | 080000H-087FFFH |  |
|             |             | BA22  | 0   | 0   | 1   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 0F0000H-0FFFFH  | 078000H-07FFFFH |  |
|             |             | BA21  | 0   | 0   | 1   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 0E0000H-0EFFFFH | 070000H-077FFFH |  |
|             |             | BA20  | 0   | 0   | 1   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 0D0000H-0DFFFFH | 068000H-06FFFFH |  |
|             | Bank1       | BA19  | 0   | 0   | 1   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 0C0000H-0CFFFFH | 060000H-067FFFH |  |
|             |             | BA18  | 0   | 0   | 1   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 0B0000H-0BFFFFH | 058000H-05FFFFH |  |
|             |             | BA17  | 0   | 0   | 1   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 0A0000H-0AFFFFH | 050000H-057FFFH |  |
|             |             | BA16  | 0   | 0   | 1   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 090000H-09FFFFH | 048000H-04FFFFH |  |
|             |             | BA15  | 0   | 0   | 1   | 0    | 0     | 0    | Х   | Х   | Х   | 64/32      | 080000H-08FFFFH | 040000H-047FFFH |  |
|             |             | BA14  | 0   | 0   | 0   | 1    | 1     | 1    | Х   | Х   | Х   | 64/32      | 070000H-07FFFFH | 038000H-03FFFFH |  |
|             |             | BA13  | 0   | 0   | 0   | 1    | 1     | 0    | Х   | Х   | Х   | 64/32      | 060000H-06FFFFH | 030000H-037FFFH |  |
|             |             | BA12  | 0   | 0   | 0   | 1    | 0     | 1    | Х   | Х   | Х   | 64/32      | 050000H-05FFFFH | 028000H-02FFFFH |  |
| Bank1       |             | BA11  | 0   | 0   | 0   | 1    | 0     | 0    | Х   | Х   | Х   | 64/32      | 040000H-04FFFFH | 020000H-027FFFH |  |
|             |             | BA10  | 0   | 0   | 0   | 0    | 1     | 1    | Х   | Х   | Х   | 64/32      | 030000H-03FFFFH | 018000H-01FFFFH |  |
|             |             | BA9   | 0   | 0   | 0   | 0    | 1     | 0    | Х   | Х   | Х   | 64/32      | 020000H-02FFFFH | 010000H-017FFFH |  |
|             |             | BA8   | 0   | 0   | 0   | 0    | 0     | 1    | Х   | Х   | Х   | 64/32      | 010000H-01FFFFH | 008000H-00FFFFH |  |
|             |             | BA7   | 0   | 0   | 0   | 0    | 0     | 0    | 1   | 1   | 1   | 8/4        | 00E000H-00FFFFH | 007000H-007FFFH |  |
|             |             | BA6   | 0   | 0   | 0   | 0    | 0     | 0    | 1   | 1   | 0   | 8/4        | 00C000H-00DFFFH | 006000H-006FFFH |  |
|             |             | BA5   | 0   | 0   | 0   | 0    | 0     | 0    | 1   | 0   | 1   | 8/4        | 00A000H-00BFFFH | 005000H-005FFFH |  |
|             |             | BA4   | 0   | 0   | 0   | 0    | 0     | 0    | 1   | 0   | 0   | 8/4        | 008000H-009FFFH | 004000H-004FFFH |  |
|             |             | BA3   | 0   | 0   | 0   | 0    | 0     | 0    | 0   | 1   | 1   | 8/4        | 006000H-007FFFH | 003000H-003FFFH |  |
|             |             | BA2   | 0   | 0   | 0   | 0    | 0     | 0    | 0   | 1   | 0   | 8/4        | 004000H-005FFFH | 002000H-002FFFH |  |
|             |             | BA1   | 0   | 0   | 0   | 0    | 0     | 0    | 0   | 0   | 1   | 8/4        | 002000H-003FFFH | 001000H-001FFFH |  |
|             |             | BA0   | 0   | 0   | 0   | 0    | 0     | 0    | 0   | 0   | 0   | 8/4        | 000000H-001FFFH | 000000H-000FFFH |  |

Note: The address range is A20  $\sim$  A-1 in the byte mode ( $\overline{\text{BYTE}}_F = \text{V}_{\text{IL}}$ ) or A20  $\sim$  A0 in the word mode ( $\overline{\text{BYTE}}_F = \text{V}_{\text{IH}}$ ). The bank address bits is A20  $\sim$  A19 for K5A3240YB, A20 for K5A3340YB.

Table 4. Secode Block Addresses for Bottom Boot Devices

| Device              | Block Address | Block | (X8)            | (X16)           |
|---------------------|---------------|-------|-----------------|-----------------|
|                     | A20-A12       | Size  | Address Range   | Address Range   |
| K5A3240YB/K5A3340YB | 000000xxx     | 64/32 | 000000H-00FFFFH | 000000H-007FFFH |



### Flash MEMORY COMMAND DEFINITIONS

Flash memory operates by selecting and executing its operational modes. Each operational mode has its own command set. In order to select a certain mode, a proper command with specific address and data sequences must be written into the command register. Writing incorrect information which include address and data or writing an improper command will reset the device to the read mode. The defined valid register command sequences are stated in Table 5. Note that Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Block Erase Operation is in progress.

**Table 5. Command Sequences** 

|                                 |            |          | 1st C | ycle | 2nd (     | Cycle | 3rd (       | Cycle       | 4th (        | Cycle       | 5th Cycle |      | 6th Cycle |      |
|---------------------------------|------------|----------|-------|------|-----------|-------|-------------|-------------|--------------|-------------|-----------|------|-----------|------|
| Command Seq                     | uence      | Cycle    | Word  | Byte | Word      | Byte  | Word        | Byte        | Word         | Byte        | Word      | Byte | Word      | Byte |
| Dood                            | Addr       | 4        | R     | A    |           |       |             |             |              |             |           |      |           |      |
| Read                            | Data       | 1        | R     | D    |           |       |             |             |              |             |           |      |           |      |
| Reset                           | Addr       | 1        | XX    | XH   |           |       |             |             |              |             |           |      |           |      |
| Kesei                           | Data       | '        | F     | Ή    |           |       |             |             |              |             |           |      |           |      |
| Autoselect<br>Manufacturer      | Addr       | 4        | 555H  | AAAH | 2AAH 555H |       | DA/<br>555H | DA/<br>AAAH | DA/<br>X00H  | DA/<br>X00H |           |      |           |      |
| ID (2,3)                        | Data       | Data AAH |       | λH   | 55        | 5H    | 90          | ΡΗ          | E            | CH          |           |      |           |      |
| Autoselect<br>Device Code       | Addr       | 4        | 555H  | AAAH | 2AAH      | 555H  | DA/<br>555H | DA/<br>AAAH | DA/<br>X01H  | DA/<br>X02H |           |      |           |      |
| (2,3)                           | Data       |          | AA    | λH   | 55        | 5H    | 90          | ЭH          | (See T       | able 6)     |           |      |           |      |
| Autoselect<br>Block Group       | Addr       | 4        | 555H  |      |           | 555H  | DA/<br>555H | DA/<br>AAAH | BA /<br>X02H | BA/<br>X04H |           |      |           |      |
| Protect Verify (2,3)            | Data       |          | AA    | AAH  |           | 5H    | 90          | ЭH          | (See T       | able 6)     |           |      |           |      |
| Auto Select<br>Secode Block     | Addr       | 4        | 555H  | AAAH | 2AAH      | 555H  | DA/<br>555H | DA/<br>AAAH | DA /<br>X03H | DA/<br>X06H |           |      |           |      |
| Factory Protect<br>Verify (2,3) | Protect    |          | λH    | 55H  |           | 90H   |             | (See T      | able 6)      |             |           |      |           |      |
| Enter Secode                    | Addr       | _        | 555H  | AAAH | 2AAH      | 555H  | 555H        | AAAH        |              |             |           |      |           |      |
| Block Region                    | Data       | 3        | AA    | λΗ   | 55        | 5H    | 88          | ВН          |              |             |           |      |           |      |
| Exit Secode                     | Addr       |          | 555H  | AAAH | 2AAH      | 555H  | 555H        | AAAH        | XX           | XH          |           |      |           |      |
| Block<br>Region                 | Data       | 4        | AA    | λH   | 55H       |       | 90H         |             | 00           | )H          |           |      |           |      |
|                                 | Addr       |          | 555H  | AAAH | 2AAH      | 555H  | 555H        | AAAH        | Р            | 'A          |           |      |           |      |
| Program                         | Data       | 4        | AA    | λH   | 55        | 5H    | A           | ЭH          | Р            | D           |           |      |           |      |
| Unlock Bypass                   | Addr       | 2        | 555H  | AAAH | 2AAH      | 555H  | 555H        | AAAH        |              |             |           |      |           |      |
|                                 | Data       | 3        | AA    | λH   | 55        | 5H    | 20          | DΗ          |              |             |           |      |           |      |
| Unlock Bypass                   | Addr       | 2        | XX    | XH   | Р         | Α     |             |             |              |             |           |      |           |      |
| Program                         | Data       |          | A     | )H   | Р         | D     |             |             |              |             |           |      |           |      |
| Unlock Bypass                   | Addr       | 2        | XX    | XH   | XX        | XH    |             |             |              |             |           |      |           |      |
| Reset                           | Data       | 2        | 90    | )H   | 00        | )H    |             |             |              |             |           |      |           |      |
| Chin Eroop                      | Addr       | 6        | 555H  | AAAH | 2AAH      | 555H  | 555H        | AAAH        | 555H         | AAAH        | 2AAH      | 555H | 555H      | AAAH |
| Chip Erase                      | Data 6 AAH |          | 55    | 5H   | 80        | H     | AA          | ÄΗ          | 55           | 5H          | 10        | OH   |           |      |
| Block Erase                     | Addr       | 6        |       | 555H | 555H      | AAAH  | 555H        | AAAH        | 2AAH         | 555H        | В         | 3A   |           |      |
| DIOUN LIGGE                     | Data AAH   |          | 55    | 5H   | 80        | ΡΗ    | AA          | ΑH          | 55           | 5H          | 30        | H    |           |      |
| Block Erase                     | Addr       | 1        | XX    | XH   |           |       |             |             |              |             |           |      |           |      |
| Suspend (4, 5)                  | Data       | '        | BO    | H    |           |       |             |             |              |             |           |      |           |      |
| Block Erase                     | Addr       | 1        | XX    | XH   |           |       |             |             |              |             |           |      |           |      |
| Resume                          | Data       | '        | 30    | Н    |           |       |             |             |              |             |           |      |           |      |



Notes: 1. RA: Read Address, PA: Program Address, RD: Read Data, PD: Program Data DA: Dual Bank Address (A19 - A20), BA: Block Address (A12 - A20), X = Don't care.

- 2. To terminate the Autoselect Mode, it is necessary to write Reset command to the register.
- 3. The 4th cycle data of Autoselect mode is output data.
- The 3rd and 4th cycle bank addresses of Autoselect mode must be same.
- 4. The Read / Program operations at non-erasing blocks and the autoselect mode are allowed in the Erase Suspend mode.
- 5. The Erase Suspend command is applicable only to the Block Erase operation.
- 6. DQ8 DQ15 are don't care in command sequence, except for RD and PD.
- 7. A11 A20 are also don't care, except for the case of special notice.

#### **Table 6. Flash Memory Autoselect Codes**

| Paradiation.                              | DQ8 to                  | DQ15                    | P074- P00   |
|---|-------------------------|-------------------------|---|
| Description                               | BYTE <sub>F</sub> = VIH | BYTE <sub>F</sub> = VIL | DQ7 to DQ0  |
| Manufacturer ID                           | Х                       | Х                       | ECH   |
| Device Code K5A3240YT (Top Boot Block)    | 22H                     | Х                       | 60H   |
| Device Code K5A3240YB (Bottom Boot Block) | 22H                     | Х                       | 62H   |
| Device Code K5A3340YT (Top Boot Block)    | 22H                     | Х                       | 61H   |
| Device Code K5A3340YB (Bottom Boot Block) | 22H                     | Х                       | 63H   |
| Block Protection Verification             | X                       | X                       | 01H (Protected),<br>00H (Unprotected)             |
| Secode Block Indicator Bit (DQ7)          | Х                       | Х                       | 80H (Factory locked),<br>00H (Not factory locked) |

**Table 7. Flash Memory Operation Table** 

| Opera                     | ation | CE <sub>F</sub>         | OE | WE | BYTE <sub>F</sub> | WP/<br>ACC | А9 | A6 | A1 | Α0 | DQ15/<br>A-1 | DQ8/<br>DQ14 | DQ0/<br>DQ7  | RESET |
|---------------------------|-------|-------------------------|----|----|-------------------|------------|----|----|----|----|--------------|--------------|--------------|-------|
| Read                      | word  | L                       | L  | Н  | Н                 | L/H        | A9 | A6 | A1 | A0 | DQ15         | <b>D</b> оит | <b>D</b> оит | Н     |
| Reau                      | byte  | L                       | L  | Н  | L                 | L/II       | A9 | A6 | A1 | A0 | A-1          | High-Z       | <b>D</b> оит | Н     |
| Stand-by                  |       | Vcc <sub>F</sub> ± 0.3V | х  | Х  | х                 | (2)        | Х  | Х  | Х  | Х  | High-Z       | High-Z       | High-Z       | (2)   |
| Output Dis                | able  | L                       | Н  | Н  | Х                 | L/H        | Х  | Х  | Х  | Х  | High-Z       | High-Z       | High-Z       | Н     |
| Reset                     |       | Х                       | Х  | Х  | Х                 | L/H        | Х  | Х  | Х  | Х  | High-Z       | High-Z       | High-Z       | L     |
| Write                     | word  | L                       | Н  | L  | Н                 | (4)        | A9 | A6 | A1 | A0 | Din          | Din          | DIN          | Н     |
| vvrite                    | byte  | L                       | Н  | L  | L                 | (4)        | A9 | A6 | A1 | A0 | A-1          | High-Z       | Din          | Н     |
| Enable Blo<br>Protect (3) |       | L                       | Н  | L  | Х                 | L/H        | х  | L  | Н  | L  | Х            | Х            | Din          | VID   |
| Enable Blo<br>Unprotect ( |       | L                       | Н  | L  | Х                 | (4)        | Х  | Н  | Н  | L  | Х            | х            | Din          | VID   |
| Temporary<br>Group        | Block | х                       | х  | х  | Х                 | (4)        | Х  | Х  | Х  | Х  | Х            | Х            | Х            | VID   |

- $1.\ L = V_{IL}\ (Low),\ H = V_{IH}\ (High),\ \ V_{ID} = 8.5 V \sim 12.5 V,\ D_{IN} = Data\ in,\ D_{OUT} = Data\ out,\ \ X = Don't\ care.$
- 2. WP/ACC and RESET ball are asserted at Vcc<sub>F</sub>±0.3 V or Vss±0.3 V in the Stand-by mode.
- 3. Addresses must be composed of the Block address (A12 A20).
  - The Block Protect and Unprotect operations may be implemented via programming equipment too. Refer to the "Block Group Protection and Unprotection".
- 4. If WP/ACC=VIL, the two outermost boot blocks is protected. If WP/ACC=VIH, the two outermost boot block protection depends on whether those blocks were last protected or unprotected using the method described in "Block Group Protection and Unprotection". If WP/ACC=VHH, all blocks will be temporarily unprotected.



**Table 8. SRAM Operation Table** 

#### 1. Word Mode

| CS <sub>1s</sub> | CS2 <sub>S</sub> | OE | WE | BYTES | SA | LB | UB | D/Q0~7 | D/Q8~15 | Mode             | Power   |
|------------------|------------------|----|----|-------|----|----|----|--------|---------|------------------|---------|
| Ι                | Х                | Х  | Х  | Х     | Х  | Х  | Х  | High-Z | High-Z  | Deselected       | Standby |
| Х                | L                | Х  | Х  | Х     | X  | X  | X  | High-Z | High-Z  | Deselected       | Standby |
| Х                | Х                | Х  | Х  | Х     | Х  | Н  | Н  | High-Z | High-Z  | Deselected       | Standby |
| L                | Н                | Н  | Н  | Vccs  | Х  | L  | Х  | High-Z | High-Z  | Output Disabled  | Active  |
| L                | Н                | Н  | Н  | Vccs  | Х  | Х  | L  | High-Z | High-Z  | Output Disabled  | Active  |
| L                | Н                | L  | Н  | Vccs  | Х  | L  | Н  | Dout   | High-Z  | Lower Byte Read  | Active  |
| L                | Н                | L  | Н  | Vccs  | Х  | Н  | L  | High-Z | Dout    | Upper Byte Read  | Active  |
| L                | Н                | L  | Н  | Vccs  | Х  | L  | L  | Dout   | Dout    | Word Read        | Active  |
| L                | Н                | Х  | L  | Vccs  | Х  | L  | Н  | Din    | High-Z  | Lower Byte Write | Active  |
| L                | Н                | Х  | L  | Vccs  | Х  | Н  | L  | High-Z | Din     | Upper Byte Write | Active  |
| L                | Н                | Х  | L  | Vccs  | Х  | L  | L  | Din    | Din     | Word Write       | Active  |

Note: X means don't care. (Must be low or high state)

#### 2. Byte Mode

| CS <sub>1s</sub> | CS2 <sub>S</sub> | OE | WE | BYTES | SA               | LB  | UB  | D/Q0~7 | D/Q8~15 | Mode             | Power   |
|------------------|------------------|----|----|-------|------------------|-----|-----|--------|---------|------------------|---------|
| Н                | X                | Х  | Х  | Х     | Х                | Х   | X   | High-Z | High-Z  | Deselected       | Standby |
| Х                | L                | Х  | Х  | Х     | Х                | Х   | Х   | High-Z | High-Z  | Deselected       | Standby |
| L                | Н                | Н  | Н  | Vss   | SA <sup>1)</sup> | DNU | DNU | High-Z | DNU     | Output Disabled  | Active  |
| L                | Н                | L  | Н  | Vss   | SA <sup>1)</sup> | DNU | DNU | Dout   | DNU     | Lower Byte Read  | Active  |
| L                | Н                | Х  | L  | Vss   | SA <sup>1)</sup> | DNU | DNU | Din    | DNU     | Lower Byte Write | Active  |

Note: X means don't care. (Must be low or high state)

DNU = Do Not Use

1) Address input for byte operation.

#### Flash DEVICE OPERATION

#### **Byte/Word Mode**

If the BYTE<sub>F</sub> ball is set at logical "1", the device is in word mode, DQ0-DQ15 are active. Otherwise the BYTE<sub>F</sub> ball is set at logical "0", the device is in byte mode, DQ0-DQ7 are active. DQ8-DQ14 are in the High-Z state and DQ15 ball is used as an input for the LSB (A-1) address ball.

#### **Read Mode**

Flash memory is controlled by Chip Enable ( $\overline{\text{CE}_F}$ ), Output Enable ( $\overline{\text{OE}}$ ) and Write Enable ( $\overline{\text{WE}}$ ). When  $\overline{\text{CE}_F}$  and  $\overline{\text{OE}}$  are low and  $\overline{\text{WE}}$  is high, the data stored at the specified address location,will be the output of the device. The outputs are in high impedance state whenever  $\overline{\text{CE}_F}$  or  $\overline{\text{OE}}$  is high.

#### **Standby Mode**

Flash memory features Stand-by Mode to reduce power consumption. This mode puts the device on hold when the device is deselected by making  $\overline{CE}_F$  high  $(\overline{CE}_F = V_{IH})$ . Refer to the DC characteristics for more details on stand-by modes.

#### **Output Disable**

The device outputs are disabled when  $\overline{OE}$  is High ( $\overline{OE} = V_{IH}$ ). The output balls are in high impedance state.

#### **Automatic Sleep Mode**

Flash memory features Automatic Sleep Mode to minimize the device power consumption. Since the device typically draws 5μA of current in Automatic Sleep Mode, this feature plays an extremely important role in battery-powered applications. When addresses remain steady for t<sub>AA</sub>+50ns, the device automatically activates the Automatic Sleep Mode. In the sleep mode, output data is latched and always available to the system. When addresses are changed, the device provides new data without wait time.





Figure 2. Auto Sleep Mode Operation

#### **Autoselect Mode**

Flash memory offers the Autoselect Mode to identify manufacturer and device type by reading a binary code. The Autoselect Mode allows programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. In addition, this mode allows the verification of the status of write protected blocks. The manufacturer and device code can be read via the command register. The Command Sequence is shown in Table 5 and Figure 3. The autoselect operation of block protect verification is initiated by first writing two unlock cycle. The third cycle must contain the bank address and autoselect command (90H). If Block address while (A6, A1, A0) = (0,1,0) is finally asserted on the address ball, it will produce a logical "1" at the device output DQ0 to indicate a write protected block or a logical "0" at the device output DQ0 to indicate a write unprotected block. To terminate the autoselect operation, write Reset command (F0H) into the command register.





Note: The 3rd Cycle and 4th Cycle address must include the same bank address. Please refer to Table 6 for device code.

Figure 3. Autoselect Operation

#### Write (Program/Erase) Mode

Flash memory executes its program/erase operations by writing commands into the command register. In order to write the commands to the register,  $\overline{CE_F}$  and  $\overline{WE}$  must be low and  $\overline{OE}$  must be high. Addresses are latched on the falling edge of  $\overline{CE_F}$  or  $\overline{WE}$  (whichever occurs last) and the data are latched on the rising edge of  $\overline{\overline{CE_F}}$  or  $\overline{WE}$  (whichever occurs first). The device uses standard microprocessor write timing.

#### **Program**

Flash memory can be programmed in units of a word or a byte. Programming is writing 0's into the memory array by executing the Internal Program Routine. In order to perform the Internal Program Routine, a four-cycle command sequence is necessary. The first two cycles are unlock cycles. The third cycle is assigned for the program setup command. In the last cycle, the address of the memory location and the data to be programmed at that location are written. The device automatically generates adequate program pulses and verifies the programmed cell margin by the Internal Program Routine. During the execution of the Routine, the system is not required to provide further controls or timings.

During the Internal Program Routine, commands written to the device will be ignored. Note that a hardware reset during a program operation will cause data corruption at the corresponding location.




Figure 4. Program Command Sequence



#### **Unlock Bypass**

Flash memory provides the unlock bypass mode to save its program time. The mode is invoked by the unlock bypass command sequence. Unlike the standard program command sequence that contains four bus cycles, the unlock bypass program command sequence comprises only two bus cycles.

The unlock bypass mode is engaged by issuing the unlock bypass command sequence which is comprised of three bus cycles. Writing first two unlock cycles is followed by a third cycle containing the unlock bypass command (20H). Once the device is in the unlock bypass mode, the unlock bypass program command sequence is necessary to program in this mode. The unlock bypass program command sequence is comprised of only two bus cycles; writing the unlock bypass program command (A0H) is followed by the program address and data. This command sequence is the only valid one for programming the device in the unlock bypass mode.

The unlock bypass reset command sequence is the only valid command sequence to exit the unlock bypass mode. The unlock bypass reset command sequence consists of two bus cycles. The first cycle must contain the data (90H). The second cycle contains only the data (00H). Then, the device returns to the read mode

#### **Chip Erase**

To erase a chip is to write 1's into the entire memory array by executing the Internal Erase Routine. The Chip Erase requires six bus cycles to write the command sequence. The erase set-up command is written after first two "unlock" cycles. Then, there are two more write cycles prior to writing the chip erase command. The Internal Erase Routine automatically pre-programs and verifies the entire memory for an all zero data pattern prior to erasing. The automatic erase begins on the rising edge of the last  $\overline{\text{WE}}$  or  $\overline{\text{CE}_F}$  pulse in the command sequence and terminates when DQ7 is "1". After that the device returns to the read mode.




Figure 5. Chip Erase Command Sequence

#### **Block Erase**

To erase a block is to write 1's into the desired memory block by executing the Internal Erase Routine. The Block Erase requires six bus cycles to write the command sequence shown in Table 5. After the first two "unlock" cycles, the erase setup command (80H) is written at the third cycle. Then there are two more "unlock" cycles followed by the Block Erase command. The Internal Erase Routine automatically pre-programs and verifies the entire memory prior to erasing it. The block address is latched on the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}_{\text{F}}$ , while the Block Erase command is latched on the rising edge of  $\overline{\text{WE}}$  or  $\overline{\text{CE}}_{\text{F}}$ .

Multiple blocks can be erased sequentially by writing the six bus-cycle operation in Fig 6. Upon completion of the last cycle for the Block Erase, additional block address and the Block Erase command (30H) can be written to perform the Multi-Block Erase. An 50us (typical) "time window" is required between the Block Erase command writes. The Block Erase command must be written within the 50us "time window", otherwise the Block Erase command will be ignored. The 50us "time window" is reset when the falling edge of the WE occurs within the 50us of "time window" to latch the Block Erase command. During the 50us of "time window", any command other than the Block Erase or the Erase Suspend command written to the device will reset the device to read mode. After the 50 us of "time window", the Block Erase command will initiate the Internal Erase Routine to erase the selected blocks. Any Block Erase address and command following the exceeded "time window" may or may not be accepted. No other commands will be recognized except the Erase Suspend command.






Figure 6. Block Erase Command Sequence

#### **Erase Suspend / Resume**

The Erase Suspend command interrupts the Block Erase to read or program data in a block that is not being erased. The Erase Suspend command is only valid during the Block Erase operation including the time window of 50 us. The Erase Suspend command is not valid while the Chip Erase or the Internal Program Routine sequence is running.

When the Erase Suspend command is written during a Block Erase operation, the device requires a maximum of 20 us to suspend the erase operation. But, when the Erase Suspend command is written during the block erase time window (50 us), the device immediately terminates the block erase time window and suspends the erase operation.

After the erase operation has been suspended, the device is availble for reading or programming data in a block that is not being erased. The system may also write the autoselect command sequence when the device is in the Erase Suspend mode.

When the Erase Resume command is executed, the Block Erase operation will resume. When the Erase Suspend or Erase Resume command is executed, the addresses are in Don't Care state.




Figure 7. Erase Suspend/Resume Command Sequence

#### **Read While Write**

Flash memory provides dual bank memory architecture that divides the memory array into two banks. The device is capable of reading data from one bank and writing data to the other bank simultaneously. This is so called the Read While Write operation with dual bank architecture; this feature provides the capability of executing the read operation during Program/Erase or Erase-Suspend-Program operation.

The Read While Write operation is prohibited during the chip erase operation. It is also allowed during erase operation when either single block or multiple blocks from same bank are loaded to be erased. It means that the Read While Write operation is prohibited when blocks from Bank1 and another blocks from Bank2 are loaded all together for the multi-block erase operation.

#### **Block Group Protection & Unprotection**

Flash memory feature hardware block group protection. This feature will disable both program and erase operations in any combination of twenty five block groups of memory. Please refer to Tables 10 and 11. The block group protection feature is enabled using programming equipment at the user's site. The device is shipped with all block groups unprotected.

This feature can be hardware protected or unprotected. If a block is protected, program or erase command in the protected block will be ignored by the device. The protected block can only be read. This is useful method to preserve an important program data. The block group unprotection allows the protected blocks to be erased or programed. All blocks must be protected before unprotect operation is executing. The block protection and unprotection can be implemented by the following method.

**Table 9. Block Group Protection & Unprotection** 

| Operation             | CE <sub>F</sub> | ŌE | WE | BYTE <sub>F</sub> | А9 | A6 | A1 | A0 | DQ15/<br>A-1 | DQ8/<br>DQ14 | DQ0/<br>DQ7 | RESET |
|-----------------------|-----------------|----|----|-------------------|----|----|----|----|--------------|--------------|-------------|-------|
| Block Group Protect   | L               | Н  | L  | Х                 | Х  | L  | Н  | L  | Х            | Х            | Din         | VID   |
| Block Group Unprotect | L               | Н  | L  | Х                 | Х  | Н  | Н  | L  | Х            | Х            | Din         | VID   |

Address must be inputted to the block group address (A12~A20) during block group protection operation. Please refer to Figure 9 (Algorithm) and Switching Waveforms of Block Group Protect & Unprotect Operation.

#### **Temporary Block Group Unprotect**

The protected blocks of the Flash memory can be temporarily unprotected by applying high voltage ( $V_{ID} = 8.5V \sim 12.5V$ ) to the RESET ball. In this mode, previously protected blocks can be programmed or erased with the program or erase command routines. When the RESET ball goes high (RESET =  $V_{IH}$ ), all the previously protected blocks will be protected again. If the WP/ACC ball is asserted at  $V_{IL}$ , the two outermost boot blocks remain protected.





Figure 8. Temporary Block Group Unprotect Sequence





Note: All blocks must be protected before unprotect operation is executing.

Figure 9. Block Group Protection & Unprotection Algorithms



Table 10. Flash Memory Block Group Address (Top Boot Block)

| Diagk Craves |     |     |     | В   | lock Addre | ss  |     |     |     | Black        |
|--------------|-----|-----|-----|-----|------------|-----|-----|-----|-----|--------------|
| Block Group  | A20 | A19 | A18 | A17 | A16        | A15 | A14 | A13 | A12 | Block        |
| BGA0         | 0   | 0   | 0   | 0   | 0          | 0   | Х   | Х   | Х   | BA0          |
|              |     |     |     |     | 0          | 1   |     |     |     |              |
| BGA1         | 0   | 0   | 0   | 0   | 1          | 0   | Х   | Х   | Х   | BA1 to BA3   |
|              |     |     |     |     | 1          | 1   |     |     |     |              |
| BGA2         | 0   | 0   | 0   | 1   | Х          | Х   | Х   | Х   | Х   | BA4 to BA7   |
| BGA3         | 0   | 0   | 1   | 0   | Х          | Х   | Х   | Х   | Х   | BA8 to BA11  |
| BGA4         | 0   | 0   | 1   | 1   | Х          | Х   | Х   | Х   | Х   | BA12 to BA15 |
| BGA5         | 0   | 1   | 0   | 0   | Х          | Х   | Х   | Х   | Х   | BA16 to BA19 |
| BGA6         | 0   | 1   | 0   | 1   | Х          | Х   | Х   | Х   | Х   | BA20 to BA23 |
| BGA7         | 0   | 1   | 1   | 0   | Х          | Х   | Х   | Х   | Х   | BA24 to BA27 |
| BGA8         | 0   | 1   | 1   | 1   | Х          | Х   | Х   | Х   | Х   | BA28 to BA31 |
| BGA9         | 1   | 0   | 0   | 0   | Х          | Х   | Х   | Х   | Х   | BA32 to BA35 |
| BGA10        | 1   | 0   | 0   | 1   | Х          | Х   | Х   | Х   | Х   | BA36 to BA39 |
| BGA11        | 1   | 0   | 1   | 0   | Х          | Х   | Х   | Х   | Х   | BA40 to BA43 |
| BGA12        | 1   | 0   | 1   | 1   | Х          | Х   | Х   | Х   | Х   | BA44 to BA47 |
| BGA13        | 1   | 1   | 0   | 0   | Х          | Х   | Х   | Х   | Х   | BA48 to BA51 |
| BGA14        | 1   | 1   | 0   | 1   | Х          | Х   | Х   | Х   | Х   | BA52 to BA55 |
| BGA15        | 1   | 1   | 1   | 0   | Х          | Х   | Х   | Х   | Х   | BA56 to BA59 |
|              |     |     |     |     | 0          | 0   |     |     |     |              |
| BGA16        | 1   | 1   | 1   | 1   | 0          | 1   | Х   | Х   | Х   | BA60 to BA62 |
|              |     |     |     |     | 1          | 0   |     |     |     |              |
| BGA17        | 1   | 1   | 1   | 1   | 1          | 1   | 0   | 0   | 0   | BA63         |
| BGA18        | 1   | 1   | 1   | 1   | 1          | 1   | 0   | 0   | 1   | BA64         |
| BGA19        | 1   | 1   | 1   | 1   | 1          | 1   | 0   | 1   | 0   | BA65         |
| BGA20        | 1   | 1   | 1   | 1   | 1          | 1   | 0   | 1   | 1   | BA66         |
| BGA21        | 1   | 1   | 1   | 1   | 1          | 1   | 1   | 0   | 0   | BA67         |
| BGA22        | 1   | 1   | 1   | 1   | 1          | 1   | 1   | 0   | 1   | BA68         |
| BGA23        | 1   | 1   | 1   | 1   | 1          | 1   | 1   | 1   | 0   | BA69         |
| BGA24        | 1   | 1   | 1   | 1   | 1          | 1   | 1   | 1   | 1   | BA70         |



Table 11. Flash Memory Block Group Address (Bottom Boot Block)

| Disal Comm  |     |     |     | В   | lock Addre | ss  |     |     |     | Disale       |
|-------------|-----|-----|-----|-----|------------|-----|-----|-----|-----|--------------|
| Block Group | A20 | A19 | A18 | A17 | A16        | A15 | A14 | A13 | A12 | Block        |
| BGA0        | 0   | 0   | 0   | 0   | 0          | 0   | 0   | 0   | 0   | BA0          |
| BGA1        | 0   | 0   | 0   | 0   | 0          | 0   | 0   | 0   | 1   | BA1          |
| BGA2        | 0   | 0   | 0   | 0   | 0          | 0   | 0   | 1   | 0   | BA2          |
| BGA3        | 0   | 0   | 0   | 0   | 0          | 0   | 0   | 1   | 1   | BA3          |
| BGA4        | 0   | 0   | 0   | 0   | 0          | 0   | 1   | 0   | 0   | BA4          |
| BGA5        | 0   | 0   | 0   | 0   | 0          | 0   | 1   | 0   | 1   | BA5          |
| BGA6        | 0   | 0   | 0   | 0   | 0          | 0   | 1   | 1   | 0   | BA6          |
| BGA7        | 0   | 0   | 0   | 0   | 0          | 0   | 1   | 1   | 1   | BA7          |
|             |     |     |     |     | 0          | 1   |     |     |     |              |
| BGA8        | 0   | 0   | 0   | 0   | 1          | 0   | Х   | X   | X   | BA8 to BA10  |
|             |     |     |     |     | 1          | 1   |     |     |     |              |
| BGA9        | 0   | 0   | 0   | 1   | Х          | Х   | Х   | Х   | Х   | BA11 to BA14 |
| BGA10       | 0   | 0   | 1   | 0   | Х          | Х   | Х   | Х   | Х   | BA15 to BA18 |
| BGA11       | 0   | 0   | 1   | 1   | Х          | Х   | Х   | Х   | Х   | BA19 to BA22 |
| BGA12       | 0   | 1   | 0   | 0   | Х          | Х   | Х   | Х   | Х   | BA23 to BA26 |
| BGA13       | 0   | 1   | 0   | 1   | Х          | Х   | Х   | Х   | Х   | BA27 to BA30 |
| BGA14       | 0   | 1   | 1   | 0   | Х          | Х   | Х   | Х   | Х   | BA31 to BA34 |
| BGA15       | 0   | 1   | 1   | 1   | Х          | Х   | Х   | Х   | Х   | BA35 to BA38 |
| BGA16       | 1   | 0   | 0   | 0   | Х          | Х   | Х   | Х   | Х   | BA39 to BA42 |
| BGA17       | 1   | 0   | 0   | 1   | Х          | Х   | Х   | Х   | Х   | BA43 to BA46 |
| BGA18       | 1   | 0   | 1   | 0   | Х          | Х   | Х   | Х   | Х   | BA47 to BA50 |
| BGA19       | 1   | 0   | 1   | 1   | Х          | Х   | Х   | Х   | Х   | BA51 to BA54 |
| BGA20       | 1   | 1   | 0   | 0   | Х          | Х   | Х   | Х   | Х   | BA55 to BA58 |
| BGA21       | 1   | 1   | 0   | 1   | Х          | Х   | Х   | Х   | Х   | BA59 to BA62 |
| BGA22       | 1   | 1   | 1   | 0   | Х          | Х   | Х   | Х   | Х   | BA63 to BA66 |
|             |     |     |     |     | 0          | 0   |     |     |     |              |
| BGA23       | 1   | 1   | 1   | 1   | 0          | 1   | Х   | X   | Х   | BA67 to BA69 |
|             |     |     |     |     | 1          | 0   | 1   |     |     |              |
| BGA24       | 1   | 1   | 1   | 1   | 1          | 1   | Х   | Х   | Х   | BA70         |

# Write Protect (WP)

The  $\overline{\text{WP}}/\text{ACC}$  ball has two useful functions. The one is that certain boot block is protected by the hardware method not to use VID. The other is that program operation is accelerated to reduce the program time (Refer to Accelerated program Operation Paragraph). When the  $\overline{\text{WP}}/\text{ACC}$  ball is asserted at VIL, the device can not perform program and erase operation in the two "outermost" 8K byte boot blocks independently of whether those blocks were protected or unprotected using the method described in "Block Group protection/Unprotection".

The write protected blocks can only be read. This is useful method to preserve an important program data.

The two outermost 8K byte boot blocks are the two blocks containing the lowest addresses in a bottom-boot-configured device, or the two blocks containing the highest addresses in a top-boot-congfigured device.

(K5A3240YT/K5A3340YT: BA69 and BA70, K5A3240YB/K5A3340YB: BA0 and BA1)

When the WP/ACC ball is asserted at VIH, the device reverts to whether the two outermost 8K byte boot blocks were last set to be protected or unprotected. That is, block protection or unprotection for these two blocks depends on whether they were last protected or unprotected using the method described in "Block Group protection/unprotection".

Recommend that the WP/ACC ball must not be in the state of floating or unconnected, or the device may be led to malfunction.

#### Secode(Security Code) Block Region

The Secode Block feature provides a Flash memory region to be stored unique and permanent identification code, that is, Electronic Serial Number (ESN), customer code and so on. This is primarily intended for customers who wish to use an Electronic Serial Number (ESN) in the device with the ESN protected against modification. Once the Secode Block region is protected, any further modification of that region is impossible. This ensures the security of the ESN once the product is shipped to the field.

The Secode Block is factory locked or customer lockable. Before the device is shipped, the factory locked Secode Block is written on the special code and it is protected. The Secode Indicator bit (DQ7) is permanently fixed at "1" and it is not changed. The customer lockable Secode Block is unprotected, therefore it is programmed and erased. The Secode Indicator bit (DQ7) of it is permanently fixed at "0" and it is not changed. But once it is protected, there is no procedure to unprotect and modify the Secode Block.

The Secode Block region is 64K bytes in length and is accessed through a new command sequence (see Table 5). After the system has written the Enter Secode Block command sequence, the system may read the Secode Block region by using the same addresses of the boot blocks (8KBx8). The K5A3240YT/K5A3340YT occupies the address of the byte mode 3F0000H to 3FFFFH (word mode 1F8000H to 1FFFFFH) and the K5A3240YB/K5A3340YB type occupies the address of the byte mode 000000H to 00FFFFH (word mode 000000H to 007FFFH). This mode of operation continues until the system issues the Exit Secode Block command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to read mode.

#### **Accelerated Program Operation**

Accelerated program operation reduces the program time. This is one of two functions provided by the WP/ACC ball. When the WP/ACC ball is asserted as VHH, the device automatically enters the aforementioned Unlock Bypass mode, temporarily unprotecting any protected blocks, and reduces the program operation time. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing VHH from the WP/ACC ball returns the device to normal operation. Recommend that the WP/ACC ball must not be asserted at VHH except accelerated program operation, or the device may be damaged. In addition, the WP/ACC ball must not be in the state of floating or unconnected, otherwise the device may be led to malfunction.

#### **Software Reset**

The reset command provides that the device is reseted to read mode or erase-suspend-read mode. The addresses are in Don't Care state. The reset command is vaild between the sequence cycles in an erase command sequence before erasing begins, or in a program command sequence before programming begins. This resets the bank in which was operating to read mode. If the device is be erasing or programming, the reset command is invalid until the operation is completed. Also, the reset command is valid between the sequence cycles in an autoselect command sequence. In the autoselect mode, the reset command returns the bank to read mode. If a bank entered the autoselect mode in the Erase Suspend mode, the reset command returns the bank to erase-suspend-read mode. If DQ5 is high on erase or program operation, the reset command return the bank to read mode or erase-suspend-read mode if the bank was in the Erase Suspend state.



#### **Hardware Reset**

Flash memory offers a reset feature by driving the  $\overline{RESET}$  ball to  $V_{IL}$ . The  $\overline{RESET}$  ball must be kept low  $(V_{IL})$  for at least 500ns. When the  $\overline{RESET}$  ball is driven low, any operation in progress will be terminated and the internal state machine will be reset to the standby mode after 20us. If a hardware reset occurs during a program operation, the data at that particular location will be lost. Once the  $\overline{RESET}$  ball is taken high, the device requires 200ns of wake-up time until outputs are valid for read access. Also, note that all the data output balls are tri-stated for the duration of the  $\overline{RESET}$  pulse.

The RESET ball may be tied to the system reset ball. If a system reset occurs during the Internal Program and Erase Routine, the device will be automatically reset to the read mode; this will enable the systems microprocessor to read the boot-up firmware from the Flash memory.

#### **Power-up Protection**

To avoid initiation of a write cycle during Vcc<sub>F</sub> Power-up, RESET low must be asserted during power-up. After RESET goes high, the device is reset to the read mode.

#### Low Vcc<sub>F</sub> Write Inhibit

To avoid initiation of a write cycle during Vcc<sub>F</sub> power-up and power-down, a write cycle is locked out for Vcc<sub>F</sub> less than 1.8V. If Vcc<sub>F</sub> < VLKO (Lock-Out Voltage), the command register and all internal program/erase circuits are disabled. Under this condition the device will reset itself to the read mode. Subsequent writes will be ignored until the Vcc<sub>F</sub> level is greater than VLKO. It is the user's responsibility to ensure that the control balls are logically correct to prevent unintentional writes when Vcc<sub>F</sub> is above 1.8V.

#### Write Pulse Glitch Protection

Noise pulses of less than 5ns(typical) on  $\overline{CE}_F$ ,  $\overline{OE}$ , or  $\overline{WE}$  will not initiate a write cycle.

#### **Logical Inhibit**

Writing is inhibited under any one of the following conditions :  $\overline{OE} = VIL$ ,  $\overline{CE}_F = VIH$  or  $\overline{WE} = VIH$ . To initiate a write,  $\overline{CE}_F$  and  $\overline{WE}$  must be "0", while  $\overline{OE}$  is "1".



#### **DEVICE STATUS FLAGS**

Flash memory has means to indicate its status of operation in the bank where a program or erase operation is in processes. Address must include bank address being excuted internal routine operation. The status is indicated by raising the device status flag via corresponding DQ balls or the RY/BY ball. The corresponding DQ balls are DQ7, DQ6, DQ5, DQ3 and DQ2. The status is as follows:

**Table 12. Hardware Sequence Flags** 

|                         | Stati  | ıs                        | DQ7    | DQ6    | DQ5  | DQ3          | DQ2                | RY/BY |
|-------------------------|--|---------------------------|--------|--------|------|--------------|--------------------|-------|
|                         | Programming  |                           | DQ7    | Toggle | 0    | 0            | 1                  | 0     |
|                         | Block Erase or Chip Eras                             | е                         | 0      | Toggle | 0    | 1            | Toggle             | 0     |
| In Progress             | Erase Suspend Read Erase Suspended Block             |                           | 1      | 1      | 0    | 0            | Toggle<br>(Note 1) | 1     |
|                         | Erase Suspend Read Non-Erase Suspended Block         |                           | Data   | Data   | Data | Data         | Data               | 1     |
|                         | Erase Suspend Non-Erase Sus-<br>Program pended Block |                           | DQ7    | Toggle | 0    | 0            | 1                  | 0     |
|                         | Programming  | Programming               |        | Toggle | 1    | 0            | No<br>Toggle       | 0     |
| Exceeded<br>Time Limits | Block Erase or Chip Eras                             | Block Erase or Chip Erase |        |        | 1    | 1            | (Note 2)           | 0     |
|                         | Erase Suspend Program                                | DQ7                       | Toggle | 1      | 0    | No<br>Toggle | 0                  |       |

#### Notes:

- 1. DQ2 will toggle when the device performs successive read operations from the erase suspended block.
- 2. If DQ5 is High (exceeded timing limits), successive reads from a problem block will cause DQ2 to toggle.

#### **DQ7**: Data Polling

When an attempt to read the device is made while executing the Internal Program, the complement of the data is written to DQ7 as an indication of the Routine in progress. When the Routine is completed an attempt to access to the device will produce the true data written to DQ7. When a user attempts to read the device during the Erase operation, DQ7 will be low. If the device is placed in the Erase Suspend Mode, the status can be detected via the DQ7 ball. If the system tries to read an address which belongs to a block that is being erased, DQ7 will be high. If a non-erased block address is read, the device will produce the true data to DQ7. If an attempt is made to program a protected block, DQ7 outputs complements the data for approximately 1µs and the device then returns to the Read Mode without changing data in the block. If an attempt is made to erase a protected block, DQ7 outputs complement data in approximately 100us and the device then returns to the Read Mode without erasing the data in the block.

#### **DQ6**: Toggle Bit

Toggle bit is another option to detect whether an Internal Routine is in progress or completed. Once the device is at a busy state, DQ6 will toggle. Toggling DQ6 will stop after the device completes its Internal Routine. If the device is in the Erase Suspend Mode, an attempt to read an address that belongs to a block that is being erased will produce a high output of DQ6. If an address belongs to a block that is not being erased, toggling is halted and valid data is produced at DQ6.

If an attempt is made to program a protected block, DQ6 toggles for approximately 1us and the device then returns to the Read Mode without changing the data in the block. If an attempt is made to erase a protected block, DQ6 toggles for approximately 100μs and the device then returns to the Read Mode without erasing the data in the block.

#### **DQ5: Exceed Timing Limits**

If the Internal Program/Erase Routine extends beyond the timing limits, DQ5 will go High, indicating program/erase failure.



#### **DQ3: Block Erase Timer**

The status of the multi-block erase operation can be detected via the DQ3 ball. DQ3 will go High if 50µs of the block erase time window expires. In this case, the Internal Erase Routine will initiate the erase operation. Therefore, the device will not accept further write commands until the erase operation is completed. DQ3 is Low if the block erase time window is not expired. Within the block erase time window, an additional block erase command (30H) can be accepted. To confirm that the block erase command has been accepted, the software may check the status of DQ3 following each block erase command.


#### DQ2: Toggle Bit 2

The device generates a toggling pulse in DQ2 only if an Internal Erase Routine or an Erase Suspend is in progress. When the device executes the Internal Erase Routine, DQ2 toggles only if an erasing block is read. Although the Internal Erase Routine is in the Exceeded Time Limits, DQ2 toggles only if an erasing block in the Exceeded Time Limits is read. When the device is in the Erase Suspend mode, DQ2 toggles only if an address in the erasing block is read. If a non-erasing block address is read during the Erase Suspend mode, then DQ2 will produce valid data. DQ2 will go High if the user tries to program a non-erase suspend block while the device is in the Erase Suspend mode. Combination of the status in DQ6 and DQ2 can be used to distinguish the erase operation from the program operation.

#### RY/BY : Ready/Busy

Flash memory has a Ready /  $\overline{Busy}$  output that indicates either the completion of an operation or the status of Internal Algorithms. If the output is Low, the device is busy with either a program or an erase operation. If the output is High, the device is ready to accept any read/write or erase operation. When the RY/ $\overline{BY}$  ball is low, the device will not accept any additional program or erase commands with the exception of the Erase Suspend command. If Flash memory is placed in an Erase Suspend mode, the RY/ $\overline{BY}$  output will be High. For programming, the RY/ $\overline{BY}$  is valid (RY/ $\overline{BY}$  = 0) after the rising edge of the fourth  $\overline{WE}$  pulse in the four write pulse sequence. For Chip Erase, RY/ $\overline{BY}$  is also valid after the rising edge of  $\overline{WE}$  pulse in the six write pulse sequence. For Block Erase, RY/ $\overline{BY}$  is also valid after the rising edge of the sixth  $\overline{WE}$  pulse.

The ball is an open drain output, allowing two or more Ready/ Busy outputs to be OR-tied. An appropriate pull-up resistor is required for proper operation.



$$Rp = \frac{Vcc_F (Max.) - Vol (Max.)}{Iol + \sum IL} = \frac{2.9V}{2.1mA + \sum IL}$$

where  $\Sigma$  IL is the sum of the input currents of all devices tied to the Ready /  $\overline{\text{Busy}}$  ball.





Figure 10. Data Polling Algorithms

Figure 11. Toggle Bit Algorithms



#### Notes:

- 1. All protected block groups are unprotected. ( If  $\overline{WP}/ACC = V_{IL}$  , the two outermost boot blocks remain protected )
- 2. All previously protected block groups are protected once again.

Figure 12. Temporary Block Group Unprotect Routine



#### **ABSOLUTE MAXIMUM RATINGS**

| Parameter                            |                 | Symbol                              | Rating                     | Unit |
|--------------------------------------|-----------------|-------------------------------------|----------------------------|------|
|                                      | Vcc             | Vcc <sub>F</sub> , Vcc <sub>S</sub> | -0.3 to +3.6               |      |
| Voltage on any ball relative to Vss  | RESET           |                                     | -0.3 to +12.5              | V    |
| Voltage off any ball relative to VSS | WP/ACC          | VIN                                 | -0.3 to +12.5              | V    |
|                                      | All Other Balls |                                     | -0.3 to Vcc+0.3V(Max.3.6V) |      |
| Temperature Under Bias               |                 | Tbias                               | -40 to +125                | °C   |
| Storage Temperature                  |                 | Tstg                                | -65 to +150                | °C   |
| Operating Temperature                |                 | Та                                  | -40 to +85                 | °C   |

#### Notes:

- 1. Minimum DC voltage is -0.3V on Input/ Output balls. During transitions, this level may fall to -2.0V for periods <20ns. Maximum DC voltage on input / output balls is Vcc+0.3V(Max. 3.6V) which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

  2. Minimum DC voltage is -0.3V on RESET and WP/ACC balls. During transitions, this level may fall to -2.0V for periods <20ns. Maximum DC
- voltage on RESETandWP/ACC balls are 12.5V which, during transitions, may overshoot to 14.0V for periods <20ns.
- 3. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss)

| Parameter      | Symbol                              | Min | Тур. | Max | Unit |
|----------------|-------------------------------------|-----|------|-----|------|
| Supply Voltage | Vcc <sub>F</sub> , Vcc <sub>S</sub> | 2.7 | 3.0  | 3.3 | V    |
| Supply Voltage | Vss                                 | 0   | 0    | 0   | V    |

#### **DC CHARACTERISTICS**

|       | Parameter                              | Symbol  | Test Conditions  | 5                     | Min  | Тур | Max         | Unit |
|-------|--|---|--|-----------------------|------|-----|-------------|------|
|       | Input Leakage Current                  | lu  | VIN=Vss to Vcc, Vcc=Vccn   | nax                   | -1.0 | -   | +1.0        | μΑ   |
|       | Output Leakage Current                 | llo   | VOUT=Vss to Vcc, Vcc=Vc  | Cmax,                 | -1.0 | -   | +1.0        | μА   |
| Com-  | Input Low Level                        | VIL   |  |                       | -0.3 | -   | 0.5         | V    |
| mon   | Input High Level                       | VIH   |  |                       | 2.2  | -   | Vcc<br>+0.3 | V    |
|       | Output Low Level                       | Vol   | IOL= 2.1mA, Vcc = Vccmin   |                       | -    | -   | 0.4         | V    |
|       | Output High Level                      | Voн   | VOH IOH= -1.0mA, Vcc = Vccmin  |                       | 2.3  | -   | -           | V    |
|       | RESET Input Leakage Current            | ILIT  | Vcc <sub>F</sub> =Vccmax, RESET=12   | .5V                   | -    | -   | 35          | μΑ   |
|       | WP/ACC Input Leakage Current           | ILIW  | Vcc <sub>F</sub> =Vccmax, WP/ACC=1   | 2.5V                  | -    | -   | 35          | μА   |
|       | A = ( = D = = 1 O = = = + (4)          | 14  | CE <sub>F</sub> =VIL, OE=VIH   | 5MHz                  | -    | 14  | 20          | 4    |
|       | Active Read Current (1)                | Icc1  | CEF=VIL, OE=VIH  | 1MHz                  | -    | 3   | 6           | mA   |
|       | Active Write Current (2)               | Icc2  | CE <sub>F</sub> =VIL, OE=VIH   | 1                     | -    | 15  | 30          | mA   |
|       | Read While Program Current (3)         | Icc3  | CE <sub>F</sub> =VIL, OE=VIH   | -                     | 25   | 50  | mA          |      |
|       | Read While Erase Current (3)           | Icc4  | CE <sub>F</sub> =VIL, OE=VIH   |                       | -    | 25  | 50          | mA   |
| Flash | Program While Erase Suspend<br>Current | Icc5  | CE <sub>F</sub> =VIL, OE=VIH   |                       | -    | 15  | 35          | mA   |
|       | ACC Accelerated Program                | Luca  | CE <sub>F</sub> =VIL, OE=VIH   | ACC Ball              | -    | 5   | 10          | A    |
|       | Current                                | IACC  | CEF=VIL, OE=VIH  | Vcc <sub>F</sub> Ball | -    | 15  | 30          | mA   |
|       | Standby Current                        | $\begin{array}{c} & \text{Vcc}_{\text{F}}\text{=Vccmax}, \overline{\text{CE}}_{\text{F}}\text{=Vcc}_{\text{F}}\pm 0.3\\ \\ \text{ISB1} & \overline{\text{RESET}}\text{=Vcc}_{\text{F}}\pm 0.3\text{V},\\ \\ \overline{\text{WP/ACC}}\text{=Vcc}_{\text{F}}\pm 0.3\text{V or Vss}\pm \\ \end{array}$ |  |                       | -    | 5   | 18          | μА   |
|       | Standby Curren During Reset            | IsB2  | Vcc <sub>F</sub> =Vcc <sub>F</sub> max, RESET=Vss±0.3V,<br>WP/ACC=Vcc <sub>F</sub> ± 0.3V or Vss± 0.3V |                       |      | 5   | 18          | μА   |



## **DC CHARACTERISTICS (Continued)**

|       | Parameter   | Symbol | Test Conditions   | Min | Тур | Max  | Unit |
|-------|---|--------|---|-----|-----|------|------|
|       | Automatic Sleep Mode  | Isb3   | VIH=Vcc <sub>F</sub> ±0.3V, VIL=Vss±0.3V, $\overline{\text{OE}}$ =VIL, IOL=IOH=0  | -   | 5   | 18   | μΑ   |
| Flash | Voltage for WP/ACC Block<br>Temporarily Unprotect and<br>Program Acceleration (4) | Vнн    | $Vcc_{F} = 3.0V \pm 0.3V$   | 8.5 | -   | 12.5 | V    |
|       | Voltage for Autoselect and Block Protect (4)                                      | VID    | $Vcc_F = 3.0V \pm 0.3V$   | 8.5 | -   | 12.5 | V    |
|       | Low Vcc <sub>F</sub> Lock-out Voltage (5)   | VLKO   |   | 1.8 | -   | 2.5  | V    |
|       | Operating Current   | Icc1   | Cycle time=1 $\mu$ s, 100% duty, $\overline{CS}1_S \le 0.2$ , $CS2_S \ge Vcc_S - 0.2V$ , $\overline{LB} \le 0.2V$ and/or $\overline{UB} \le 0.2V$ All outputs open, $V \in 0.2V$ or $V \in V \in 0.2V$ , $\overline{BYTE}_S = Vcc_S \pm 0.3V$ or $V \in 0.3V$   | -   | -   | 3    | mA   |
| SRAM  |   | Icc2   | Cycle time=Min, 100% duty, $\overline{\text{CS}}1_S=\text{VIL}$ , $\text{CS2}_S=\text{VIH}$ , $\overline{\text{LB}}=\text{VIL}$ and/or $\overline{\text{UB}}=\text{VIL}$ , All outputs open, $\text{VIN}=\text{VIL}$ or $\text{VIH}$ , $\overline{\text{BYTE}}_S=\text{Vcc}_S\pm0.3\text{V}$ or $\text{Vss}\pm0.3\text{V}$  | -   | 20  | 27   | mA   |
|       | Standby Current   | Isb    | $\label{eq:cs1} \begin{array}{l} \overline{\text{CS1}}_S \ge \text{Vcc}_S \text{-}0.2\text{V}, \text{CS2}_S \ge \text{Vcc}_S \text{-}0.2\text{V} \\ \overline{\text{CS1}}_S \text{ controlled}) \\ \text{or } \text{CS2}_S \le 0.2\text{V} \\ \text{(CS2}_S \text{ controlled)}, \\ \overline{\text{BYTE}}_S = \text{Vcc}_S \pm 0.3\text{V} \\ \text{or } \text{Vss} \pm 0.3\text{V}, \\ \text{Other input } = 0 \text{Vcc}_S \\ \end{array}$ | -   | 0.5 | 10   | μА   |

- 1. The lcc current listed includes both the DC operating current and the frequency dependent component(at 5 MHz). The read current is typically 14 mA (@  $Vcc_F=3.0V$  ,  $\overline{OE}$  at ViH.)
- 2. Icc active during Internal Routine(program or erase) is in progress.
- 3. Icc active during Read while Write is in progress. 4. The high voltage ( VhH or Vid ) must be used in the range of Vcc\_F = 3.0V  $\pm$  0.3V
- 5. Not 100% tested.
- 6. Typical values are measured at  $Vcc_F = Vcc_S = 3.0V$ ,  $Ta=25^{\circ}C$ , not 100% tested.


### **CAPACITANCE**(TA = 25 °C, $Vcc_F = Vcc_S = 3.3V$ , f = 1.0MHz)

| Item                     | Symbol | Test Condition | Min | Max | Unit |
|--------------------------|--------|----------------|-----|-----|------|
| Input Capacitance        | Cin    | VIN=0V         | -   | 18  | pF   |
| Output Capacitance       | Соит   | Vout=0V        | -   | 20  | pF   |
| Control Ball Capacitance | CIN2   | VIN=0V         | -   | 18  | pF   |

Note: Capacitance is periodically sampled and not 100% tested.

#### **AC TEST CONDITION**

| Parameter                      | Value     |
|--------------------------------|-----------|
| Input Pulse Levels             | 0V to Vcc |
| Input Rise and Fall Times      | 5ns       |
| Input and Output Timing Levels | Vcc/2     |
| Output Load                    | CL = 30pF |



**Input Pulse and Test Point** 

**Output Load** 



# Flash AC CHARACTERISTICS Write(Erase/Program)Operations

## **Alternate WE Controlled Write**

|                              | Parameter              |       | Symbol    | 70        | ns    | 80ns      |       | Unit |
|------------------------------|------------------------|-------|-----------|-----------|-------|-----------|-------|------|
|                              | Farameter              |       | Symbol    | Min       | Max   | Min       | Max   | Unit |
| Write Cycle Time (1          | )                      |       | twc       | 70        | -     | 80        | -     | ns   |
| Address Setup Time           |                        |       | tas       | 0         | -     | 0         | -     | ns   |
| Address Setup Time           | <del>2</del>           |       | taso      | 55        | -     | 55        | -     | ns   |
| Address Hold Time            |                        |       | tah       | 45        | -     | 45        | -     | ns   |
| Address Floid Time           |                        |       | taht      | 0         | -     | 0         | -     | ns   |
| Data Setup Time              |                        |       | tos       | 35        | -     | 35        | -     | ns   |
| Data Hold Time               |                        |       | tрн       | 0         | -     | 0         | -     | ns   |
| Output Enable Setu           | p Time (1)             |       | toes      | 0         | -     | 0         | -     | ns   |
| Output Enable Read (1)       |                        | tOEH1 | 0         | -         | 0     | -         | ns    |      |
| Hold Time                    | Toggle and Data Pollin | g (1) | tOEH2     | 10        | -     | 10        | -     | ns   |
| CE <sub>F</sub> Setup Time   |                        | tcs   | 0         | -         | 0     | -         | ns    |      |
| CE <sub>F</sub> Hold Time    |                        |       | tсн       | 0         | -     | 0         | -     | ns   |
| Write Pulse Width            |                        | twp   | 35        | -         | 35    | -         | ns    |      |
| Write Pulse Width F          | ligh                   |       | twph      | 25        | -     | 25        | -     | ns   |
| Drogramming Onor             | ation                  | Word  | toore     | 14(       | typ.) | 14(1      | typ.) | μs   |
| Programming Opera            | Programming Operation  |       | tPGM      | 9(t       | yp.)  | 9(t       | yp.)  | μs   |
| Applorated Program           | mming Operation        | Word  | ta 000004 | 9(typ.)   |       | 9(typ.)   |       | μs   |
| Accelerated Program          | mining Operation       | Byte  | taccpgm   | 7(typ.)   |       | 7(t       | yp.)  | μs   |
| Block Erase Operat           | ion (2)                |       | tbers     | 0.7(typ.) |       | 0.7(typ.) |       | sec  |
| Vcc <sub>F</sub> Set Up Time |                        |       | tvcs      | 50        | -     | 50        | -     | μs   |
| Write Recovery Tim           | e from RY/BY           |       | trb       | 0         | -     | 0         | -     | ns   |
| RESET High Time E            | Before Read            |       | trh       | 50        | -     | 50        | -     | ns   |
| RESET to Power Do            | own Time               |       | trpd      | 20        | -     | 20        | -     | μs   |
| Program/Erase Vali           | d to RY/BY Delay       |       | tBUSY     | 90        | -     | 90        | -     | ns   |
| VID Rising and Fallin        | ng Time                |       | tvid      | 500       | -     | 500       | -     | ns   |
| RESET Pulse Width            | 1                      |       | trp       | 500       | -     | 500       | -     | ns   |
| RESET Low to RY/             | BY High                |       | trrb      | -         | 20    | -         | 20    | μs   |
| RESET Setup Time             | for Temporary Unprote  | ect   | trsp      | 1         | -     | 1         | -     | μs   |
| RESET Low Setup              | Time                   |       | trsts     | 500       | -     | 500       | -     | ns   |
| RESET High to Add            | lress Valid            |       | trstw     | 200       | -     | 200       | -     | ns   |
| Read Recovery Tim            | ne Before Write        |       | tghwl     | 0         | -     | 0         | -     | ns   |
| CE High during togg          | gling bit polling      |       | tCEPH     | 20        | -     | 20        | -     | ns   |
| OE High during togg          | gling bit polling      |       | toeph     | 20        | -     | 20        | -     | ns   |

Notes: 1. Not 100% tested.

2. The duration of the Program or Erase operation varies and is calculated in the internal algorithms.



# Flash AC CHARACTERISTICS Write(Erase/Program)Operations Alternate CE<sub>F</sub>Controlled Writes

|  | Danamatan                   |           | Comple ed | 70        | ns      | 80        | )ns   | 11   |
|--|-----------------------------|-----------|-----------|-----------|---------|-----------|-------|------|
|  | Parameter                   |           | Symbol    | Min       | Max     | Min       | Max   | Unit |
| Write Cycle Time                       | (1)                         |           | twc       | 70        | -       | 80        | -     | ns   |
| Address Setup Tir                      | me                          |           | tas       | 0         | -       | 0         | -     | ns   |
| Address Hold Tim                       | е                           |           | tah       | 45        | -       | 45        | -     | ns   |
| Data Setup Time                        |                             |           | tDS       | 35        | -       | 35        | -     | ns   |
| Data Hold Time                         |                             |           | tDH       | 0         | -       | 0         | -     | ns   |
| Output Enable Se                       | tup Time (1)                |           | toes      | 0         | -       | 0         | -     | ns   |
| Output Enable                          | Read (1)                    |           | tOEH1     | 0         | -       | 0         | -     | ns   |
| Hold Time                              | Toggle and Data Polling (1) |           | tOEH2     | 10        | -       | 10        | -     | ns   |
| WE Setup Time                          |                             | tws       | 0         | -         | 0       | -         | ns    |      |
| WE Hold Time                           |                             |           | twn       | 0         | -       | 0         | -     | ns   |
| CE <sub>F</sub> Pulse Width            |                             |           | tCP       | 35        | -       | 35        | -     | ns   |
| CE <sub>F</sub> Pulse Width            | High                        |           | tcph      | 25        | -       | 25        | -     | ns   |
| D                                      |                             | Word      | to our    | 14(       | typ.)   | 14(       | typ.) | μs   |
| Programming Ope                        | eration                     | Byte      | - tpgm    | 9(t       | yp.)    | 9(t       | yp.)  | μs   |
| A a a a la mata di Dua mi              |                             | Word      |           | 9(t       | yp.)    | 9(t       | yp.)  | μs   |
| Accelerated Programming Operation Byte |                             | - taccpgm | 7(typ.)   |           | 7(typ.) |           | μs    |      |
| Block Erase Oper                       | ation (2)                   |           | tBERS     | 0.7(typ.) |         | 0.7(typ.) |       | sec  |
| BYTE Switching L                       | ow to Output HIGH-Z         |           | tFLQZ     | 25        | -       | 25        | -     | ns   |

Notes: 1. Not 100% tested.

2. This does not include the preprogramming time.

#### **ERASE AND PROGRAM PERFORMANCE**


| Parameter               |           |         | Limits |     | Unit   | Comments                                  |
|-------------------------|-----------|---------|--------|-----|--------|---|
| Farameter               |           | Min     | Тур    | Max | Onn    | Comments                                  |
| Block Erase Time        |           | -       | 0.7    | 15  | sec    | Excludes 00H programming prior to erasure |
| Chip Erase Time         |           | -       | 49     | -   | sec    |   |
| Word Programming Time   |           | -       | 14     | 330 | μs     | Excludes system-level overhead            |
| Byte Programming Time   |           | -       | 9      | 210 | μs     | Excludes system-level overhead            |
| Accelerated Byte/Word   | Word Mode | -       | 9      | 210 | μs     | Excludes system-level overhead            |
| Program Time            | Byte Mode | -       | 7      | 150 | μs     | Excludes system-level overhead            |
| Chip Programming Time   | Word Mode | -       | 28     | 84  | sec    | Excludes system-level overhead            |
| Chip Frogramming time   | Byte Mode | -       | 36     | 108 | sec    | Excludes system-level overhead            |
| Erase/Program Endurance |           | 100,000 | -      | -   | cycles | Minimum 100,000 cycles guaranteed         |

**Notes :** 1. 25 °C,  $Vcc_F = 3.0V$  100,000 cycles, typical pattern.

2. System-level overhead is defined as the time required to execute the four bus cycle command necessary to program each byte. In the preprogramming step of the Internal Erase Routine, all bytes are programmed to 00H before erasure.




# Flash SWITCHING WAVEFORMS Read Operations



| Parameter   | Symbol   | 70ns |     | 80ns |     | Unit |
|---|----------|------|-----|------|-----|------|
| raidilletei   | Syllibol | Min  | Max | Min  | Max | Unit |
| Read Cycle Time   | trc      | 70   | -   | 80   | -   | ns   |
| Address Access Time   | tAA      | -    | 70  | -    | 80  | ns   |
| Chip Enable Access Time   | tce      | -    | 70  | -    | 80  | ns   |
| Output Enable Time  | toe      | -    | 25  | -    | 25  | ns   |
| CE <sub>F</sub> & OE Disable Time (1)                               | tDF      | -    | 16  | -    | 16  | ns   |
| Output Hold Time from Address, $\overline{CE_F}$ or $\overline{OE}$ | tон      | 0    | -   | 0    | -   | ns   |
| OE Hold Time  | tOEH1    | 0    | -   | 0    | -   | ns   |

Note: 1. Not 100% tested.


# Flash SWITCHING WAVEFORMS Hardware Reset/Read Operations



| Parameter   | Symbol   | 70ns |     | 80ns |     | Unit |
|---|----------|------|-----|------|-----|------|
| raidilletei   | Syllibol | Min  | Max | Min  | Max | Unit |
| Read Cycle Time   | trc      | 70   | -   | 80   | -   | ns   |
| Address Access Time   | tAA      | -    | 70  | -    | 80  | ns   |
| Chip Enable Access Time   | tce      | -    | 70  | -    | 80  | ns   |
| Output Hold Time from Address, $\overline{CE_F}$ or $\overline{OE}$ | toн      | 0    | -   | 0    | -   | ns   |
| RESET Pulse Width   | trp      | 500  | -   | 500  | -   | ns   |
| RESET High Time Before Read   | trh      | 50   | -   | 50   | -   | ns   |

# Flash SWITCHING WAVEFORMS

### **Alternate WE Controlled Program Operations**




- Notes: 1. DQ7 is the output of the complement of the data written to the device.
  2. DOUT is the output of the data written to the device.
  3. PA: Program Address, PD: Program Data
  4. The illustration shows the last two cycles of the program command sequence.

| Barrantan   |      | Council of | 70                  | )ns  | 80       | ns  | l lm!t |
|---|------|------------|---------------------|------|----------|-----|--------|
| Parameter   |      | Symbol     | Min                 | Max  | Min      | Max | Unit   |
| Write Cycle Time  |      | twc        | 70                  | -    | 80       | -   | ns     |
| Address Setup Time  |      | tas        | 0                   | -    | 0        | -   | ns     |
| Address Hold Time   |      | tah        | 45                  | -    | 45       | -   | ns     |
| Data Setup Time   |      | tos        | 35                  | -    | 35       | -   | ns     |
| Data Hold Time  |      | tDH        | 0                   | -    | 0        | -   | ns     |
| CE <sub>F</sub> Setup Time  |      | tcs        | 0                   | -    | 0        | -   | ns     |
| CE <sub>F</sub> Hold Time   |      | tсн        | 0                   | -    | 0        | -   | ns     |
| OE Setup Time   |      | toes       | 0                   | -    | 0        | -   | ns     |
| Write Pulse Width   |      | twp        | 35                  | -    | 35       | -   | ns     |
| Write Pulse Width High  |      | twph       | 25                  | -    | 25       | -   | ns     |
| Programming Operation   | Word | tpgm       | 14(typ.)<br>9(typ.) |      | 14(typ.) |     | us     |
| Trogramming Operation   | Byte | trow       |                     |      | 9(typ.)  |     | us     |
| Accelerated Programming Operation                                   | Word | taccpgm    | 9(typ.)             |      | 9(typ.)  |     | μs     |
| Accelerated Frogramming Operation                                   | Byte | taccedivi  | 7(t                 | yp.) | 7(typ.)  |     | μs     |
| Read Cycle Time   |      | trc        | 70                  | -    | 80       | -   | ns     |
| Chip Enable Access Time   |      | tce        | -                   | 70   | -        | 80  | ns     |
| Output Enable Time  |      | toe        | -                   | 25   | -        | 25  | ns     |
| CE <sub>F</sub> & OE Disable Time                                   |      | tDF        | -                   | 16   | -        | 16  | ns     |
| Output Hold Time from Address, $\overline{CE_F}$ or $\overline{OE}$ |      | toн        | 0                   | -    | 0        | -   | ns     |
| Program/Erase Valide to RY/BY Delay                                 |      | tBUSY      | 90                  | -    | 90       | -   | ns     |
| Recovery Time from RY/BY  |      | trb        | 0                   | -    | 0        | -   | ns     |



# Flash SWITCHING WAVEFORMS Alternate CE<sub>F</sub> Controlled Program Operations



- Notes:

  1. DQ7 is the output of the complement of the data written to the device.

  2. DOUT is the output of the data written to the device.

  3. PA: Program Address, PD: Program Data


  4. The illustration shows the last two cycles of the program command sequence.

| Parameter                           |      | Symbol   | 70      | ns   | 80      | ns    | Unit |
|-------------------------------------|------|----------|---------|------|---------|-------|------|
| Farameter                           |      | Syllibol | Min     | Max  | Min     | Max   | Onit |
| Write Cycle Time                    |      | twc      | 70      | -    | 80      | -     | ns   |
| Address Setup Time                  |      | tas      | 0       | -    | 0       | -     | ns   |
| Address Hold Time                   |      | tah      | 45      | -    | 45      | -     | ns   |
| Data Setup Time                     |      | tDS      | 35      | -    | 35      | -     | ns   |
| Data Hold Time                      |      | tDH      | 0       | -    | 0       | -     | ns   |
| OE Setup Time                       |      | toes     | 0       | -    | 0       | -     | ns   |
| WE Setup Time                       |      | tws      | 0       | -    | 0       | -     | ns   |
| WE Hold Time                        |      | twn      | 0       | -    | 0       | -     | ns   |
| CE <sub>F</sub> Pulse Width         |      | tcp      | 35      | -    | 35      | -     | ns   |
| CE <sub>F</sub> Pulse Width High    |      | tcph     | 25      | -    | 25      | -     | ns   |
| Programming Operation               | Word | tpgm     | 14(1    | yp.) | 14(1    | typ.) | μs   |
| Programming Operation               | Byte | - IPGW   | 9(t)    | /p.) | 9(typ.) |       | μs   |
| Accelerated Programming Operation   | Word | taccpgm  | 9(t)    | /p.) | 9(t)    | yp.)  | μs   |
| Byte                                |      | LACCPGM  | 7(typ.) |      | 7(typ.) |       | μs   |
| Program/Erase Valide to RY/BY Delay |      | tBUSY    | 90      | -    | 90      | -     | ns   |
| Recovery Time from RY/BY            |      | trB      | 0       | -    | 0       | -     | ns   |




#### Flash SWITCHING WAVEFORMS


### **Word to Byte Timing Diagram for Read Operation**



### Byte to Word Timing Diagram for Read Operation




# **BYTE** Timing Diagram for Write Operation



| Parameter                                     | Symbol      | 70ns |     | 80ns |     | Unit  |
|---|-------------|------|-----|------|-----|-------|
| raiametei                                     |             | Min  | Max | Min  | Max | Oilit |
| Chip Enable Access Time                       | tce         | -    | 70  | -    | 80  | ns    |
| CE <sub>F</sub> to BYTE Switching Low or High | telfl/telfh | -    | 5   | -    | 5   | ns    |
| BYTE Switching Low to Output HIGH-Z           | tFLQZ       | -    | 25  | -    | 25  | ns    |
| BYTE Switching High to Output Active          | tfhqv       | -    | 25  | -    | 25  | ns    |




# Flash SWITCHING WAVEFORMS Chip/Block Erase Operations



Note: BA: Block Address

| Parameter                    | Symbol | 70  | ns  | 80ns |     | - Unit |
|------------------------------|--------|-----|-----|------|-----|--------|
| Parameter                    | Symbol | Min | Max | Min  | Max | Unit   |
| Write Cycle Time             | twc    | 70  | -   | 80   | -   | ns     |
| Address Setup Time           | tas    | 0   | -   | 0    | -   | ns     |
| Address Hold Time            | tah    | 45  | -   | 45   | -   | ns     |
| Data Setup Time              | tDS    | 35  | -   | 35   | -   | ns     |
| Data Hold Time               | tDH    | 0   | -   | 0    | -   | ns     |
| OE Setup Time                | toes   | 0   | -   | 0    | -   | ns     |
| CE <sub>F</sub> Setup Time   | tcs    | 0   | -   | 0    | -   | ns     |
| Write Pulse Width            | twp    | 35  | -   | 35   | -   | ns     |
| Write Pulse Width High       | twpH   | 25  | -   | 25   | -   | ns     |
| Read Cycle Time              | trc    | 70  | -   | 80   | -   | ns     |
| Vcc <sub>F</sub> Set Up Time | tvcs   | 50  | -   | 50   | -   | μs     |

### Flash SWITCHING WAVEFORMS **Read While Write Operations**



Note: This is an example in the program-case of the Read While Write function. DA1: Address of Bank1, DA2: Address of Bank 2


PA = Program Address at one bank, RA = Read Address at the other bank, PD = Program Data In, RD = Read Data Out

| Danamatan                                      | Comple at | 70  | 70ns |     | ns  | Unit |
|--|-----------|-----|------|-----|-----|------|
| Parameter                                      | Symbol    | Min | Max  | Min | Max | Unit |
| Write Cycle Time                               | twc       | 70  | -    | 80  | -   | ns   |
| Write Pulse Width                              | twp       | 35  | -    | 35  | -   | ns   |
| Write Pulse Width High                         | twph      | 25  | -    | 25  | -   | ns   |
| Address Setup Time                             | tas       | 0   | -    | 0   | -   | ns   |
| Address Hold Time                              | tah       | 45  | -    | 45  | -   | ns   |
| Data Setup Time                                | tos       | 35  | -    | 35  | -   | ns   |
| Data Hold Time                                 | tDH       | 0   | -    | 0   | -   | ns   |
| Read Cycle Time                                | trc       | 70  | -    | 80  | -   | ns   |
| Chip Enable Access Time                        | tce       | -   | 70   | -   | 80  | ns   |
| Address Access Time                            | taa       | -   | 70   | -   | 80  | ns   |
| Output Enable Access Time                      | toe       | -   | 25   | -   | 25  | ns   |
| OE Setup Time                                  | toes      | 0   | -    | 0   | -   | ns   |
| OE Hold Time                                   | tOEH2     | 10  | -    | 10  | -   | ns   |
| CE <sub>F</sub> & OE Disable Time              | tDF       | -   | 16   | -   | 16  | ns   |
| Address Hold Time                              | taht      | 0   | -    | 0   | -   | ns   |
| CE <sub>F</sub> High during toggle bit polling | tCEPH     | 20  | -    | 20  | -   | ns   |




### Flash SWITCHING WAVEFORMS

# **Data Polling During Internal Routine Operation**




Note: \*DQ7=Vaild Data (The device has completed the internal operation).

# RY/BY Timing Diagram During Program/Erase Operation




| Parameter   | Symbol   | 70ns |     | 80ns |     | Unit  |
|---|----------|------|-----|------|-----|-------|
| Faiannetei  | Syllibol | Min  | Max | Min  | Max | Oilit |
| Program/Erase Valid to RY/BY Delay                                  | tBUSY    | 90   | -   | 90   | -   | ns    |
| Chip Enable Access Time   | tce      | -    | 70  | -    | 80  | ns    |
| Output Enable Time  | toE      | -    | 25  | -    | 25  | ns    |
| CE <sub>F</sub> & OE Disable Time                                   | tDF      | -    | 16  | -    | 16  | ns    |
| Output Hold Time from Address, $\overline{CE_F}$ or $\overline{OE}$ | toн      | 0    | -   | 0    | -   | ns    |
| OE Hold Time  | tOEH2    | 10   | -   | 10   | -   | ns    |

# Flash SWITCHING WAVEFORMS Toggle Bit During Internal Routine Operation



Note: Address for the write operation must include a bank address (A19~A20) where the data is written.




Note: DQ2 is read from the erase-suspended block.


| Parameter                                      | Cumbal | 70ns |     | 80ns |     | Unit |
|--|--------|------|-----|------|-----|------|
| Parameter                                      | Symbol | Min  | Max | Min  | Max | Unit |
| Output Enable Access Time                      | toe    | -    | 25  | -    | 25  | ns   |
| OE Hold Time                                   | tOEH2  | 10   | -   | 10   | -   | ns   |
| Address Hold Time                              | taht   | 0    | -   | 0    | -   | ns   |
| Address Setup                                  | taso   | 55   | -   | 55   | -   | ns   |
| Address Setup Time                             | tas    | 0    | -   | 0    | -   | ns   |
| Data Hold Time                                 | tDH    | 0    | -   | 0    | -   | ns   |
| CE <sub>F</sub> High during toggle bit polling | tCEPH  | 20   | -   | 20   | -   | ns   |
| OE High during toggle bit polling              | toeph  | 20   | -   | 20   | -   | ns   |

### Flash SWITCHING WAVEFORMS

# **RESET** Timing Diagram




**Reset Timings NOT during Internal Routine** 




**Reset Timings during Internal Routine** 

# Power-up and RESET Timing Diagram




| Parameter   | Symbol | 70ns |     | 80ns |     | Unit |
|---|--------|------|-----|------|-----|------|
| Farameter   |        | Min  | Max | Min  | Max | Onn  |
| RESET Pulse Width                                     | trp    | 500  | -   | 500  | -   | ns   |
| RESET Low to Valid Data (During Internal Routine)     | tready | -    | 20  | -    | 20  | μs   |
| RESET Low to Valid Data (Not during Internal Routine) | tready | -    | 500 | -    | 500 | ns   |
| RESET High Time Before Read                           | trh    | 50   | -   | 50   | -   | ns   |
| RY/BY Recovery Time                                   | trв    | 0    | -   | 0    | -   | ns   |
| RESET High to Address Valid                           | trstw  | 200  | -   | 200  | -   | ns   |
| RESET Low Set-up Time                                 | trsts  | 500  | -   | 500  | -   | ns   |

# Flash SWITCHING WAVEFORMS Block Group Protect & Unprotect Operations



Notes: Block Group Protect (A6=VIL, A1=VIH, A0=VIL), Status=01H Block Group Unprotect (A6=VIH, A1=VIH, A0=VIL), Status=00H BGA = Block Group Address (A12 ~ A20)

### **Temporary Block Group Unprotect**





#### **SRAM AC CHARACTERISTICS**

|                | Parameter List                  | Cumbal     | 55ns |     | 1111- |  |
|----------------|---------------------------------|------------|------|-----|-------|--|
| Parameter List |                                 | Symbol     | Min  | Max | Units |  |
| Read           | Read cycle time                 | trc        | 55   | -   | ns    |  |
|                | Address access time             | taa        | -    | 55  | ns    |  |
|                | Chip select to output           | tco1, tco2 | -    | 55  | ns    |  |
|                | Output enable to valid output   | toe        | -    | 25  | ns    |  |
|                | UB, LB Access Time              | tBA        | -    | 55  | ns    |  |
|                | Chip select to low-Z output     | tLZ1, tLZ2 | 10   | -   | ns    |  |
|                | UB, LB enable to low-Z output   | tBLZ       | 10   | -   | ns    |  |
|                | Output enable to low-Z output   | toLz       | 5    | -   | ns    |  |
|                | Chip disable to high-Z output   | tHZ1, tHZ2 | 0    | 20  | ns    |  |
|                | UB, LB disable to high-Z output | tвнz       | 0    | 20  | ns    |  |
|                | Output disable to high-Z output | tonz       | 0    | 20  | ns    |  |
|                | Output hold from address change | toн        | 10   | -   | ns    |  |
|                | Write cycle time                | twc        | 55   | -   | ns    |  |
| Write          | Chip select to end of write     | tcw        | 45   | -   | ns    |  |
|                | Address set-up time             | tas        | 0    | -   | ns    |  |
|                | Address valid to end of write   | taw        | 45   | -   | ns    |  |
|                | UB, LB Valid to End of Write    | tsw        | 45   | -   | ns    |  |
|                | Write pulse width               | twp        | 40   | -   | ns    |  |
|                | Write recovery time             | twr        | 0    | -   | ns    |  |
|                | Write to output high-Z          | twnz       | 0    | 20  | ns    |  |
|                | Data to write time overlap      | tow        | 20   | -   | ns    |  |
|                | Data hold from write time       | tDH        | 0    | -   | ns    |  |
|                | End write to output low-Z       | tow        | 5    | -   | ns    |  |

### **SRAM DATA RETENTION CHARACTERISTICS**

| Item                                | Symbol | Test Condition   | Min | Тур | Max | Unit |
|-------------------------------------|--------|--|-----|-----|-----|------|
| Vcc <sub>S</sub> for data retention | VDR    | CS1 <sub>S</sub> ≥Vcc <sub>S</sub> -0.2V                                     | 1.5 | -   | 3.3 | V    |
| Data retention current              | IDR    | Vcc <sub>S</sub> =3.0V, <del>CS</del> 1 <sub>S</sub> ≥Vcc <sub>S</sub> -0.2V | -   | 0.5 | 10  | μΑ   |
| Data retention set-up time          | tsdr   | See data retention waveform  | 0   | -   | -   | ns   |
| Recovery time                       | trdr   | Occ data retention wavelonn  | tRC | -   | -   | 113  |


<sup>1.</sup>  $\overline{\text{CS}1}_{\text{S}} \ge \text{Vcc}_{\text{S}}$ -0.2V,  $\text{CS2}_{\text{S}} \ge \text{Vcc}_{\text{S}}$ -0.2V( $\overline{\text{CS}1}_{\text{S}}$  controlled) or  $\text{CS2}_{\text{S}} \le 0.2$ V( $\text{CS2}_{\text{S}}$  controlled)




<sup>2.</sup> Typical values are measured at Vcc=3.0V, Ta=25 $^{\circ}$ C , not 100% tested.

#### **SRAM TIMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS1}_S = \overline{OE} = VIL$ ,  $CS2_S = \overline{WE} = VIH$ ,  $\overline{UB}$  or/and  $\overline{LB} = VIL$ )



#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




#### NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.

#### **SRAM TIMING DIAGRAMS**


#### TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)



### TIMING WAVEFORM OF WRITE CYCLE(2) (CS1<sub>S</sub> Controlled)




#### TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)



#### NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twp) of low  $\overline{CS1}_S$  and low  $\overline{WE}$ . A write begins when  $\overline{CS1}_S$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{CS1}_S$  goes high and  $\overline{WE}$  goes high. The twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the  $\overline{\text{CS}}1_{S}$  going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change. twn applied in case a write ends as  $\overline{CS1}_S$  or  $\overline{WE}$  going high.

#### **SRAM DATA RETENTION WAVE FORM**



#### **PACKAGE DIMENSION**

