

SRM2264L10/12

CMOS 64K-BIT STATIC RAM

- Low Supply Current
- Access Time 100ns/120ns
- 8,192 Words $\times$ 8 Bits, Asynchronous


DESCRIPTION

The SRM2264L10/12 is an 8,192-word $\times$ 8-bit asynchronous, static, random access memory on a monolithic CMOS chip. Its very low standby power requirement makes it ideal for applications requiring non-volatile storage with back-up batteries. The asynchronous and static nature of the memory requires no external clock or refreshing circuit. Both the input and output ports are TTL compatible, and the three-state output allows easy expansion of memory capacity.

FEATURES


- Fast access time SRM2264L10 100ns (Max)
SRM2264L12 120ns (Max)
- Low supply current. Standby : 0.5 μ A (Typ)
Operation : 47mA (Typ) 100ns
45mA (Typ) 120ns
- Completely static No clock required
- Single power supply. 5V $\pm$ 10%
- TTL compatible inputs and outputs
- Three-state output with wired-OR capability
- Non-volatile storage with back-up batteries
- Package. SRM2264L10/12 DIP-28 pin (plastic)
SRM2264LM10/12 SOP2-28 pin (plastic)
SRM2264LTM10/12 TSOP (I)-28 pin (plastic)

BLOCK DIAGRAM



SRM2264L10/12

PIN CONFIGURATION



PIN DESCRIPTION

A0 to A12	Address Input
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
$\overline{CS1}$, CS2	Chip Select
I/O1 to 8	Data Input/Output
V _{DD}	Power Supply (+5V)
V _{SS}	Power Supply (0V)
NC	No Connection

ABSOLUTE MAXIMUM RATINGS

(V_{SS} = 0V)

Parameter	Symbol	Ratings	Unit
Supply voltage	V _{DD}	-0.5 to 7.0	V
Input voltage*	V _I	-0.5 to 7.0	V
Input/Output voltage*	V _{I/O}	-0.5 to V _{DD} + 0.3	V
Power dissipation	P _d	1.0	W
Operating temperature	T _{OPR}	0 to 70	°C
Storage temperature	T _{STG}	-65 to 150	°C
Soldering temperature and time	T _{SOL}	260°C, 10s (at lead)	—

*V_I, V_{I/O} (Min) = -3V (Pulse width is 50ns)

RECOMMENDED DC OPERATING CONDITIONS

(V_{SS} = 0V, T_a = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{DD}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input voltage	V _{IH}	2.2	3.5	V _{DD} + 0.3	V
	V _{IL}	-0.3*	0	0.8	V

* If pulse width is less than 50ns, it is -1.0V

■ ELECTRICAL CHARACTERISTICS

● DC Electrical Characteristics

($V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $70^\circ C$)

Parameter	Symbol	Conditions	SRM2264L10			SRM2264L12			Unit
			Min	Typ*	Max	Min	Typ*	Max	
Input leakage current	I_{LI}	$V_I = 0$ to V_{DD}	-1	—	1	-1	—	1	μA
Standby supply current	I_{DDS}	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$	—	0.5	1.0	—	0.5	1.0	mA
	I_{DDS1}	$\overline{CS1} = CS2 \geq V_{DD} - 0.2V$ or $CS2 \leq 0.2V$	—	0.5	20	—	0.5	20	μA
Average operating current	I_{DDA}	$V_I = V_{IL}, V_{IH}$ $I_{I/O} = 0mA$, $t_{CYC} = \text{Min}$	—	47	82	—	45	80	mA
Operating supply current	I_{DDO}	$V_I = V_{IL}, V_{IH}$ $I_{I/O} = 0mA$	—	35	60	—	35	60	mA
Output leakage	I_{LO}	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$ or $\overline{WE} = V_{IL}$ or $OE = V_{IH}$, $V_{I/O} = 0$ to V_{DD}	-1	—	1	-1	—	1	μA
High level output voltage	V_{OH}	$I_{OH} = -1.0mA$	2.4	$V_{DD} - 0.1$	—	2.4	$V_{DD} - 0.1$	—	V
Low level output voltage	V_{OL}	$I_{OL} = 4.0mA$	—	0.2	0.4	—	0.2	0.4	V

* Typical values are measured at $T_a = 25^\circ C$ and $V_{DD} = 5.0V$

● Terminal Capacitance

($f = 1MHz$, $T_a = 25^\circ C$)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Address capacitance	C_{ADD}	$V_{ADD} = 0V$	—	3	5	pF
Input capacitance	C_I	$V_I = 0V$	—	5	6	pF
I/O capacitance	$C_{I/O}$	$V_{I/O} = 0V$	—	6	7	pF

SRM2264L10/12

● AC Electrical Characteristics

○ Read Cycle

(V_{DD} = 5V ± 10%, V_{SS} = 0V, T_a = 0 to 70°C)

Parameter	Symbol	Test Conditions	SRM2264L10		SRM2264L12		Unit
			Min	Max	Min	Max	
Read cycle time	t _{RC}	*1	100	—	120	—	ns
Address access time	t _{ACC}		—	100	—	120	ns
$\overline{\text{CS1}}$ access time	t _{ACS1}		—	100	—	120	ns
CS2 access time	t _{ACS2}		—	100	—	120	ns
$\overline{\text{OE}}$ access time	t _{OE}		—	50	—	60	ns
$\overline{\text{CS1}}$ output set time	t _{CLZ1}	*2	10	—	10	—	ns
$\overline{\text{CS1}}$ output floating time	t _{CHZ1}		—	35	—	40	ns
CS2 output set time	t _{CLZ2}		10	—	10	—	ns
CS2 output floating time	t _{CHZ2}		—	35	—	40	ns
$\overline{\text{OE}}$ Output set time	t _{OLZ}		5	—	5	—	ns
$\overline{\text{OE}}$ Output floating time	t _{OHZ}		—	35	—	40	ns
Output hold time	t _{OH}	*1	10	—	10	—	ns

○ Write Cycle

(V_{DD} = 5V ± 10%, V_{SS} = 0V, T_a = 0 to 70°C)

Parameter	Symbol	Test Conditions	SRM2264L10		SRM2264L12		Unit
			Min	Max	Min	Max	
Write cycle time	t _{WC}	*1	100	—	120	—	ns
Chip select time 1	t _{CW1}		80	—	85	—	ns
Chip select time 2	t _{CW2}		80	—	85	—	ns
Address enable time	t _{AW}		80	—	85	—	ns
Address setup time	t _{AS}		0	—	0	—	ns
Write pulse width	t _{WP}		60	—	70	—	ns
Address hold time	t _{WR}		0	—	0	—	ns
Input data setup time	t _{DW}		50	—	50	—	ns
Input data hold time	t _{DH}		0	—	0	—	ns
$\overline{\text{WE}}$ Output floating	t _{WHZ}	*3	—	35	—	40	ns
$\overline{\text{WE}}$ Output setup time	t _{OW}		5	—	5	—	ns


* See next page for test conditions.

***1 Read/Write Cycle Test Conditions**

1. Input pulse level: 0.8V to 2.4V
2. $t_r = t_f = 10\text{ns}$
3. Input and output timing reference levels: 1.5V
4. Output load ITTL + $C_L = 100\text{pF}$

***2 Read Cycle Test Conditions**

1. Input pulse level: 0.8V to 2.4V
2. $t_r = t_f = 10\text{ns}$
3. Test Circuit




Test: t_{CHZ1} , t_{CHZ2} , t_{OHZ}

Both SW1 and SW2 are closed.


Test: t_{CLZ1} , t_{CLZ2} , t_{OLZ} Hi-Z→"H"
SW1 is open, SW2 is closed.

Test: t_{CLZ1} , t_{CLZ2} , t_{OLZ} Hi-Z→"L"
SW1 is closed, SW2 is open.

Output turn-on turn-off times

***3 Write Cycle Test Conditions**


1. Input pulse level: 0.8V to 2.2V
2. $t_r = t_f = 10\text{ns}$
3. Test Circuit



Test: t_{OW} , t_{WHZ} Hi-Z→"H" and "H"→Hi-Z
SW is VDD side


Test: t_{OW} , t_{WHZ} Hi-Z→"L" and "L"→Hi-Z
SW is VSS side

Output turn-on turn-off times




- Timing Charts

- Read Cycle*1




Note: *1. During the read cycle, $\overline{WE}$ must be "H".

- Write Cycle (1) ($\overline{CS1}$ Control)*2




Note: *2. During write cycle (1) and (2), the Output Buffer is in high impedance regardless of the $\overline{OE}$ level.

○ Write Cycle (2) (CS2 Control)*2



Note: *2. During write cycle (1) and (2), the Output Buffer is in high impedance regardless of the $\overline{OE}$ level.

○ Write Cycle (3) ($\overline{WE}$ Control)*3



Note: *3. During write cycle (3), the Output Buffer is in high impedance if the $\overline{OE}$ level is "H".


■ DATA RETENTION CHARACTERISTIC WITH LOW VOLTAGE POWER SUPPLY

(Ta = 0 to 70°C)


Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Data retention supply voltage	V _{DDR}		2.0	—	5.5	V
Data retention current	I _{DDR}	V _{DD} = 3V $\overline{\text{CS1}} = \text{CS2} \geq \text{V}_{\text{DD}} - 0.2\text{V}$ or $\text{CS2} \leq 0.2\text{V}$	—	—	10	μA
Chip select data hold time	t _{CDR}		0	—	—	ns
Operation recovery time	t _R		t _{RC} *	—	—	ns

* t_{RC} = Read Cycle time

● Data Retention Timing ($\overline{\text{CS1}}$ Control)



● Data Retention Timing (CS2 Control)



■ FUNCTIONS

● Truth Table

$\overline{CS1}$	CS2	$\overline{OE}$	$\overline{WE}$	A0 to A12	Data I/O	Mode	I _{DD}
H	X	—	—	—	Hi-Z	Unselected	I _{DD} S, I _{DD} S1
—	L	—	—	—	Hi-Z	Unselected	I _{DD} S, I _{DD} S1
L	H	X	L	Stable	Input data	Write	I _{DD} O
L	H	L	H	Stable	Output data	Read	I _{DD} O
L	H	H	H	Stable	Hi-Z	Output disable	I _{DD} O

X: "H" or "L"

—: "H", "L", or "Hi-Z"

● Read Data

Data is able to be read when the address is set while holding $\overline{CS1}$ ="L", CS2="H", $\overline{OE}$ ="L" and $\overline{WE}$ ="H". Since Data I/O terminals are high impedance state when $\overline{OE}$ ="H", the data bus line can be used for any other objective, then access time apparently is able to be cut down.

● Write Data

There are four ways of writing data into memory (see "Timing Charts", above):



1. Hold CS2="H", $\overline{WE}$ ="L" set addresses and give "L" pulse to $\overline{CS1}$.
2. Hold $\overline{CS1}$ ="L", $\overline{WE}$ ="L" set addresses and give "H" pulse to CS2.
3. Hold $\overline{CS1}$ ="L", CS2="H" set addresses and give "L" pulse to $\overline{WE}$.
4. After setting addresses, give "L" pulse to $\overline{CS1}$, $\overline{WE}$ and give "H" pulse to CS2.

Anyway, data on the Data I/O terminals are latched up into the SRM2264L10/12 at the end of the period that $\overline{CS1}$, $\overline{WE}$ are "L" level, and CS2 is "H" level. As Data I/O terminals are in high impedance state when any of $\overline{CS1}$, $\overline{OE}$ ="H", or CS2="L", the contention on the data bus can be avoided.

● Standby Mode


When $\overline{CS1}$ is "H" or CS2 is "L" level, the SRM2264L10/12 is in the standby mode which has data retaining operation. In this case Data I/O terminals are Hi-Z, and all inputs of addresses, $\overline{WE}$. When $\overline{CS1}$ and CS2 level are in the range over $V_{DD} - 0.2V$, or CS2 level is in the range under 0.2V, in the SRM2264L10/12 there is almost no current flow except through the high resistance parts of the memory.

■ PACKAGE DIMENSIONS



* SRM2264LM10/12 has the same electrical characteristics as SRM2264L10/12.

■ CHARACTERISTIC CURVES



THIS PAGE INTENTIONALLY BLANK