128 Megabit FLASH EEPROM

DENSE-PAC

DPZ8MX16NV3

DESCRIPTION:


The DPZ8MX16NV3 "VERSA-STACK" module is a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC) mounted on a co-fired ceramic substrate. It offers 128 Megabits of FLASH EEPROM in a single package envelope of 1.090" x 1.090" x .776".


The DPZ8MX16NV3 is built with two stacks of 8 SLCC packages each containing a 1 Meg x 8 FLASH memory devices. Each SLCC is hermetically sealed making the module suitable for commercial, industrial and military applications.

By using SLCCs, the "Versa-Stack" family of modules offers a higher board density of memory than available with conventional through-hole, surface mount, module or hybrid techniques.

FEATURES:

- Organization: 8Meg x 16, 16 Meg x 8
- Fast Access Times:
 90, 100, 120, 150ns (max.)
- High-Density Symmetrically Blocked Architecture
 - Sixteen 64 Kbyte Blocks Per Device
- Extended Cycling Capability
 10K Block Erase Cycles
- Automated Byte Write and Block Erase
 - Command User Interface
 - Status Register
- SRAM-Compatible Write Interface
- Hardware Data Protection Feature
 Frace / Write Lockout during
 - Erase / Write Lockout during Power Transitions
- 66 Pin PGA "VERSA-STACK" Package





PIN	NAMES						PI	N-OUT D	IAGRA	М					
A0 - A19	Address Inputs							(TOP VII	EW)						
VO0 - VO15	Data Input/Output	1	CE2	12	N.C.	23	CEØ	1 0 0 F	899	3.4	CE3	l 45	VDD	156	CE1
CE0 - CE15	Chip Enables	2	CE6	13	N.C.	24	CE 4	000	000	35	CE7	46	N.C.	57	ČĒ5
WE	Write Enable	3	CE1Ø A13	14	<u>VS</u> S CE14	25 26	CE8 CE12	000	000		CE11 A6	47 48	N.C. CE15	58 59	CE9 CE13
ŌĒ	Output Enable	5	A14	16	A1Ø	27	ŌĒ	000	000	38	A7	49	A3	60	ΑØ
V _{PP}	Programming Voltage (+ 12.0V)	6 7 8	A15 A16 A18	17 18 19	A11 A12 VDD	28 29 30	VPP WE I/O7	000	000	4Ø 41	A17 AB A9	5Ø 51 52	A4 A5 N.C.	61 62 63	A1 A2 1/015
V _{DD}	Power (+5V)	9 10	1/00 1/01	20	N.C. A19	31	1/06 1/05	000	000	42 43	1/08 1/09	53 54	N.C. VSS	64	1/014 1/013
Vss	Ground	11	1/02	22	1/03	33	1/04	0 6 6 6	- 69 69	-	1/010	55	1/011	66	1/012
N.C.	No Connect	1	_		_										

PRODUCT OVERVIEW

The DPZ8MX16NV3 is a high-performance 128 Megabit memory organized as 16 -1 Mbyte (1,048,576 bytes) of 8 bits each. Sixteen 64 Kbyte (65,536 byte) blocks are included in each of the sixteen 1 Meg x 8 devices on the module. A memory map is shown in this specification. A block erase operation erases one of the sixteen blocks of memory in typically 1.6 seconds, independent of the remaining blocks. Each block can be independently erased and written 10,000 cycles. Erase Suspend mode allows system software to suspend block erase to read data or execute code from any other block of each device.

The Command User Interface serves as the interface between the microprocessor or microcontroller and the internal operation of the fuse devices.

Byte Write and Block Erase Automation allow byte write and block erase operations to be executed using a two-write command sequence to the Command User Interface. The internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for byte write and block erase operations, including verifications, thereby unburdening the microprocessor or microcontroller. Writing of memory data is performed in byte increments typically within 9µs, an 80% improvement over current flash memory products.

The Status Register indicates the status of the WSM and when the WSM successfully completes the desired byte write or block erase operation.

Maximum access time is 150ns (t_{ACC}) over the military temperature range (-55°C to +125°C) and over V_{DD} supply voltage range 4.5V to 5.5V.

When the $\overline{\text{CE}}$ pin is at V_{DD}, the I_{CC} CMOS Standby mode is enabled.

PRINCIPLES OF OPERATION

The device includes on-chip write automation to manage write and erase functions. The Write State Machine allows for: 100% TTL-level control inputs, fixed power supplies during block erasure and byte write, and minimal processor overhead with RAM-like interface timings.

After initial device power-up, or after return from deep powerdown mode (see Table 1), the module functions as a read-only memory. Manipulation of external memory-control pins allow array read, standby and output disable operations. Both Status Register and device identifier can also be accessed through the Command User Interface when $V_{PP} = V_{PPL}$.

This same subset of operations is also available when high voltage is applied to the V_{PP} pin. In addition, high voltage on V_{PP} enable successful block erasure and byte writing of the device. All functions associated with altering memory contents (byte write, block erase, status and device identifier) are accessed via the Command User Interface and verified through the Status Register.

Commands are written using standard microprocessor write timings. Command User Interface contents serve as input to the WSM, which controls the block erase and byte write circuitry. Write cycles also internally latch addresses and data needed for byte write or block erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the device identifier codes, or output byte write and block erase status for verification.

Interface software to initiate and poll progress of internal byte write and block erase can be stored in any of the module blocks. This code is copied to, and executed from, system RAM during actual flash memory update. After successful completion of byte write and/or block erase, code/data reads from the module are

again possible via the Read Array command. Erase suspend/resume capability allows system software to suspend block erase to read data and execute code from any other block.

COMMAND USER INTERFACE AND WRITE AUTOMATION

An on-chip state machine controls block erase and byte write, freeing the system processor for other tasks. After receiving the Erase Setup and Erase Confirm commands, the state machine controls block pre-conditioning and erase, returning progress via the status Register. Byte write is similarly controlled, after destination address and expected data are supplied. The program and erase algorithms are regulated by the state machine, including pulse repetition where required and internal verification and margining of data.

DATA PROTECTION

Depending on the application, the system designer may choose to make the V_{PP} power supply switchable (available only when memory byte writes/block erases are required) or hardwired to V_{PPH} . When $V_{PP} = V_{PPL}$, memory contents cannot be altered. The module Command User Interface architecture provides protection from unwanted byte write or block erase operations even when high voltage is applied to V_{PPL} . Additionally, all functions are disabled whenever V_{DD} is below the write lockout voltage V_{UKD} . The module accommodates either design practice and encourage optimization of the processor-memory interface.

The two-step byte write/block erase Command User Interface write sequence provides additional software write protection.

	MEMORY MAP *
FFFFF F0000 EFFFF E0000 DFFFF D0000 CFFFF C0000 BFFFF B0000 9FFFF 90000 8FFFF 90000 7FFFF 70000 6FFFF 60000	MEMORY MAP * 64 Kbyte Block
50000 4FFFF 40000 3FFFF	64 Kbyte Block 64 Kbyte Block
30000 2FFFF 20000 1FFFF 10000	64 Kbyte Block 64 Kbyte Block
0FFFF 00000	64 Kbyte Block * Per 1 Meg x 8 Device.

BUS OPERATION

Flash memory reads, erases and writes in-system via the local CPU. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

READ

The module has three read modes. The memory can be read from any of its blocks, and information can be read from the device identifier or Status Register. VPP can be at either VPPL or VPPH.

The first task is to write the appropriate read mode command to the Command User Interface (array, device identifier, or Status Register). The module automatically resets to Read Array mode upon initial device power up. The module has four control pins, two of which must be logically active to obtain data at the outputs. Chip Enable (CE) is the device selection control, and when active enables the selected memory device. Output Enable (OE) is the data input/output (I/O0 - I/O7, I/O8 - I/O15) direction control, and when active derives data from the selected memory onto the I/O bus. The AC Waveform for Read Operations illustrates read bus cycle waveforms.

OUTPUT DISABLE

With \overline{OE} at a logic-high level (V_{IH}), the device outputs are disabled. Output pins (I/O0 - I/O7, I/O8 - I/O15) are placed in a high-impedance state.

STANDBY

CE at a logic-high level (V_{IH}) places the module in standby mode. Standby operation disables much of the modules circuitry and substantially reduces device power consumption. The outputs (I/O0 - I/O7, I/O8 - I/O15) are placed in a high-impedance state independent of the status of OE. If each device is deselected during block erase or byte write, the device will continue functioning and consuming normal active power until the operation completes.

DEVICE IDENTIFIER OPERATION

The device identifier operation outputs the manufacturer code, 89H, and the device code, A2H, for each device. The system CPU can then automatically match the device with its proper block erase and byte write algorithms.

The manufacture and device codes are read via the Command User Interface. Following a write of 90H to the Command User Interface, a read from address location 00000H outputs the manufacturer code (89H). A read from address location 00001H outputs the device code (A2H). It is not necessary to have high voltage applied to V_{PP} to read the device identifier from the Command User Interface.

WRITE

Writes to the Command User Interface enable reading of device data and device identifier. They also control inspection and clearing of the Status Register. Additionally, when $V_{PP} = V_{PPH_P}$, the Command User Interface controls block erasure and byte write. The contents of the interface register serve as input to the internal write state machine.

The Command User Interface itself does not occupy an addressable memory location. The interface register is a latch used to store the command and address and data information needed to execute the command. Erase Setup and Erase Confirm commands require both appropriate command data and and address within the block to be erased. The Byte Write Setup command requires both appropriate command data and the address of the location to be written.

The Command User Interface is written by bringing \overline{WE} to a logic-low level (V_{IL}) while \overline{CE} is low. Addresses and data are latched on the rising edge of \overline{WE} . Standard microprocessor write timing are used.

Refer to AC Write Characteristics and the AC Waveforms for Write Operations, for specific timing parameters.

	Table 1: BUS OPERATION					
Mode	ΖĒ	ŌĒ	WE	A 0	V _{PP}	I/O0-I/O7, I/O8-I/O15
Read 1, 2	V _{IL}	Vit	ViH	X	X	Dout
Output Disable	VIL	ViH	ViH	х	X	HIGH-Z
Standby'	ViH	X	X	Х	X	HIGH-Z
Device Identifier (Mfg.)	VIL	VIL	V _{IH}	VIL	х	89H
Device Identifier (Device)	٧n	Vn	ViH	ViH	X	A2H
Write 3, 4	VIL	ViH	V _{IL}	X	X	Din

NOTES:

- 1. Refer to DC Characteristics. When Vpp = Vppb memory contents can be read but not written or erased.
- 2. X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPH} for V_{PP}. See DC Characteristics for V_{PPL} = V_{PPL} voltages.
- 3. Command writes involving block erase or byte write are only successfully executed when VPP = VPPH.
- 4. Refer to Command Definitions for valid DIN during a write operation.

COMMAND DEFINITIONS

When VPPL is applied to the VPP pin, read operations from the Status Register, device identifier, or array blocks are enabled. Placing V_{PPH} on V_{PP} enables successful byte write and block erase operations as well.

Device operations are selected by writing specific commands into the Command User Interface. Table 2 defines the device.

READ ARRAY COMMAND

Upon initial device powerup the module defaults to Read Array mode. This operation is also initiated by writing FFH into the Command User Interface. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the Command User Interface contents are altered. Once the internal Write State Machine has started a block erase or byte write operation, the device will not recognize the Read Array command, until the WSM has completed it s operation. The Read Array command is functional when $V_{PP} = V_{PPI}$ or V_{PPH} .

DEVICE IDENTIFIER COMMAND

Each device contains a device identifier operation, initiated by writing 90H into the Command User Interface. Following the command write, a read cycle form address 00000H retrieves the manufacturer code of 89H. A read cycle form address 000001H returns, the device code of A2H. To terminate the operation, it is necessary to write another valid command into the register. Like the Read Array command, the device identifier command is functional when VPP = VPPL or VPPH.

READ STATUS REGISTER COMMAND

The module contains a Status Register which may be read to determine when a byte write or block grase operation is complete. and whether that operation completed successfully. The Status Register may be read at any time by writing the Read Status Register command (70H) to the Command User Interface. After

writing this command, all subsequent read operations output data from the Status Register, until another valid command is written to the Command User Interface. The contents of the Status Register are latched on the falling edge of $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs last in the read cycle. $\overline{\text{OE}}$ or $\overline{\text{CE}}$ must be toggled to V_{IH} before further reads to update the Status Register latch. The Read Status Register command functions when Vpp = Vppi or VPPH.

CLEAR STATUS REGISTER COMMAND

The Erase Status and Byte Write Status bits are set to "1"s by the Write State Machine and can only be reset by the Clear Status Register Command. These bits indicate various failure conditions (see Table 3). By allowing system software to control the resetting of these bits, several operations may be performed (such as cumulatively writing several bytes or erasing multiple blocks in sequence). The Status Register may then be polled to determine if an error occurred during that sequence. This adds flexibility to the way the device may be used.

Additionally, the VPP Status bit (SR.3) MUST be reset by system software before further byte writes or block erase are attempted. To clear the Status Register, the Clear Status Register command (50H) is written to the Command User Interface. The Clear Status Register command is functional when VPP - VPPL or VPPH.

ERASE SETUP / ERASE CONFIRM COMMANDS

Erase is executed one block at a time, initiated a two-cycle command sequence. An Erase Setup command (20H) is first written to the Command User Interface, followed by the Erase Confirm command (D0H). These commands require both appropriate sequencing and an address within the block to be erased to FFH. Block preconditioning, erase and verify are all handled internally by the Write State Machine, invisible to the system. After the two-command erase sequence is written to it,

	Table 2: COMMAND DEFINITION						
	Bus	F	irst Bus Cycle	2	Se	cond Bus Cyc	cle
Command	Cycles Req'd	Operation	Address	Data ¹	Operation	Address	Dala ¹
Read Array/Reset	1	Write	Х	FFH	-	•	-
device Identifier	3	Write	X	90H	Read	DA	DID
Read Status Register	2	Write	Х	70H	Read	Х	SRD
Clear Status Register	1	Write	X	50H	-	-	-
Erase Setup/Erase Confirm	2	Write	BA	20H	Write	BA	D0H
Erase Suspend/Erase Resume	2	Write	х	вон	Write	X	D0H
Byte Write Setup/Write	2	Write	WA	40H	Write	WA	WD
Alternate Byte Write Setup/Write	2	Write	WA	10H	Write	WA	WD

- BA = Address within the block being erased.
- DA = Device Address: 00H for manufacturer code, 01H for device code.
- DID = Data read from device identifiers.

- SRD = Data read from Status Register (see Table 3).
- WA Address of memory location to be written.
- WD = Data to be written at location WA. Data is latched on the rising edge of WE.

NOTES:

- 1. Bus operations are defined in Table 2.
- 2. Following the device identifier command, two read operations access manufacturer and device codes.
- 3. Either 40H or 10H are recognized by WSM as the Byte Write Setup command.
- 4. Commands other than those shown above are reserved by Intel for future device implementations and should not be used.

the device automatically outputs Status Register data when read (see Figure 3; Block Erase Flowchart). The CPU can detect the completion of the erase event by analyzing the WSM Status bit of the Status Register.

When erase is completed, the Erase Status bit should be checked. If erase error is detected, the Status Register should be cleared. The Command Status Register should be cleared. The command User Interface remains in Read Status mode until further commands are issued to it.

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erase. Also, reliable block erasure can only occur when $V_{PP} = V_{PPH}$. In the absence of this high voltage, memory contents are protected against erasure. If block erase is attempted while $V_{PP} = V_{PPL}$, the V_{PP} Status bit will be set to "1". Frase attempts while $V_{PPL} < V_{PP} < V_{PPH}$ produce spurious results and should not be attempted.

ERASE SUSPEND / ERASE RESUME COMMANDS

The Erase Suspend command allows block erase interruption in order to read data from another block of memory. Once the erase process starts, writing the Erase Suspend command (BOH) to the Command User Interface requests that the WSM suspend the erase sequence at a predetermined point in the erase algorithm. The module continues to output Status Register data when read. after the Erase Suspend command is written to it. Polling the WSM status and Erase Suspend status bits will determine when the erase operation has been suspended (both will be set to "1"). At this point, a Read Array command can be written to the command User Interface to read data from blocks other that that which is suspended. The only other valid commands at this time are Read Status Register (70H) and Erase Resume (D0H), at which time the WSM will continue with the erase process. The Erase Suspend status and WSM status bits of the Status Register will be automatically cleared. After the Erase Resume command is written to it, the module automatically outputs Status Register data when read (see Figure 4; Erase Suspend/Resume Flowchart). Vp must remain at VPPH while the module is in Erase Suspend.

BYTE WRITE SETUP / WRITE COMMANDS

Byte write is executed by a two-command sequence. The Byte Write Setup command (40H) is written to the Command User Interface, followed by a second write specifying the address and data (latched on the rising edge of WE) to be written. The WSM then takes over, controlling the byte write and write verify algorithms internally. After the two-command byte write sequence is written to it, the module automatically outputs Status Register data when read (see Figure 2; Automatic Byte Write Flowchart). The CPU can detect the completion of the byte write event by analyzing the WSM status bit of the Status Register. Only the Read Status Register command is valid while byte write is active.

When byte write is complete, the Byte Write status bit should be checked. If byte write error is detected the Status Register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The Command User Interface remains in Read Status Register mode until further commands are issued to it. If byte write is attempted while $V_{PP} = V_{PPL}$, the V_{PP} Status bit will be set to "1". Byte write attempts whole $V_{PPL} < V_{PP} < V_{PPH}$ produce spurious results and should not be attempted.

AUTOMATED BYTE WRITE

The module integrates programming algorithm on-chip, using the Command User Interface, Status Register and Write State Machine (WSM). On-chip integration dramatically simplifies system software and provides processor interface timings to the Command User Interface and Status Register. WSM operation, internal verify and V_{PP} high voltage presence are monitored and reported via the appropriate Status Register bits. Figure 2 shows a system software flowchart for device byte write. The entire sequence is performed with V_{PP} at V_{PPH}. Byte write abort occurs when V_{PP} drops to V_{PPL}. Although the WSM is halted, byte data is partially written at the location where byte write was aborted. Block erasure, or a repeat of byte write, is required to initialize this data to a known value.

		Table :	B: STATUS RE	GISTER DEFIN	ITIONS			
WSMS	ESS	ES	BWS	VPPS	R	R	R	
7	_ 6	5	4	3	2	1	0	
SR.7	WRITE STATE N	1ACHINE	1 = Ready 0 = Busy		NOTES: The write State N	Machine Status b	it must first be	
SR.6	ERASE SUSPENI	D STATUS	1 = Erase Susp 0 = Erase in Pr	ended ogress/Completed	checked to deter completion, before	ore the Byte Writ		
SR.5	ERASE STATUS		1 = Error in Bl 0 = Successful		bit are checked to	AND Erase State		
SR.4	BYTE WRITE ST	ATUS	1 = Error in By 0 = Successful		"1"s during a bl command seque operation again.	nce was entered		
SR.3	V _{PP} STATUS		1 = V _{PP} Low E Operation 0 = V _{PP} O.K.		The V _{PP} Status bit, unlike an A/D converter, not provide continuous indication of V _{PP} let The WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the V _{PP} level only after the WSM interrogates the WSM interroga			
SR.2			These bits are r	eserved for	byte write or blo			
SR.1	RESERVED FOR		future use and		have been switc			
SR.O	ENHANCEMEN	TS	masked out when polling the Status Register		guaranteed to report accurate feedback between V _{PPL} and V _{PPH} .			

AUTOMATED BLOCK ERASE

The Erase algorithm implemented internally, including all preconditioning of block data, WSM operation, erase success and Vpp high voltage presence are monitored and reported through the Status Register. Additionally, if a command other than Erase Confirm is written to the device following Erase Setup, both the Erase Status and Byte Write Status bits will be set to "1"s. When issuing the Erase Setup and Erase Confirm commands, they should be written to an address within the address range of the block to be erased. Figure 3 shows a system software flowchart for block erase.

Erase typically takes 1.6 seconds per block. The Erase Suspend/Erase Resume command sequence allows suspension of this erase operation to read data from a block other that that in which erase is being performed. A system software flowchart is shown in Figure 4.

The entire sequence is performed with V_{PP} at V_{PPH} . Abort occurs when V_{PP} falls to V_{PPL} while erase is in progress. Block data is partially erased by this operation, and a repeat of erase is required to obtain a fully erased block.

POWER SUPPLY DECOUPLING

Flash memory power switching characteristics require careful device decoupling. System designers are interested in 3 supply current issues; standby current levels (I_{SB}), active current levels (I_{CC}) and transient peaks produced by falling and rising edges of CE. Transient current magnitudes depend on the device outputs capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between each V_{DD} and V_{SS}, and between its V_{PP} and VSS. These high frequency, low inherent-inductance capacitors should be placed as close as possible to package leads. Additionally, a 4.7 mF electrolytic capacitor should be placed at the arrays power supply connection between V_{DD} and V_{SS}. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

VPP TRACE ON PRINTED CIRCUIT BOARDS

Writing flash memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the V_{PP} power supply trace. The V_{PP} pin supplies the memory cell current for writing and erasing. Use similar trace widths and layout considerations given to the V_{SS} power bus. Adequate V_{PP} supply traces and decoupling will decrease V_{PP} voltage spikes and overshoots.

VDD. VPP, AND THE COMMAND / STATUS REGISTERS

Byte write and block erase completion are not guaranteed if V_{PP} drops below V_{PPH}. If the V_{PP} Status bit of the Status Register (SR.3) is set to "1", a Clear Status Register command MUST be issue before further byte write/block erase attempts are allowed by the WSM. Otherwise, the Byte Write (SR.4) or Erase (SR.5) Status bits of the Status Register will be set to "1"s if an error is detected. Data will be partially altered and the command sequence must be repeated after normal operation is restored. Device poweroff will clear the Status Register to initial value 10000 for the upper 5 bits.

The Command User Interface latches commands as issued by system software and is not altered by V_{PP} or \overline{CE} transitions or WSM actions. Its state upon powerup or after V_{DD} transitions below V_{LKO} , is Read Array Mode.

After byte write or block erase is complete, even after V_{PP} transitions down to V_{PPL}, the Command User Interface must be reset to Read Array mode via the Read Array command if access to the memory array is desired.

POWER UP / DOWN PROTECTION

The module is designed to offer protection against accidental block erase or byte writing during power transitions. Upon power-up, the module is indifferent as to which power supply, V_{PP} or V_{DD} , powers up first. Power supply sequencing is not required. Internal circuitry in the module ensures that the Command User Interface is reset to the Read Array mode on power up.

A system designer must guard against spurious writes for V_{DO} voltages above V_{LKO} when V_{PP} is active. Since both \overline{WE} and \overline{CE} must be low for a command write, driving either to V_{IH} will inhibit writes. The Command User Interface architecture provides an added level of protection since alteration of memory contents only occurs after successful completion of the two-step command sequences.

POWER DISSIPATION

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash nonvolatility increases usable battery life, because the module does not consume any power to retain code or data when the system is off.

R	RECOMMENDED OPERATING RANGE ²					
Symbol	Characteris	stic	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage	Supply Voltage		5.0	5.5	٧
V _{PP}	Programming V	Programming Voltage		12.0	12.6	٧
VIL	Input LOW Vol	nput LOW Voltage			0.8	V
ViH	Input HIGH Vo	ltage	2.0		V _{DD} +0.5	٧
	<u> </u>	С	0	+25	+70	
TA	Operating Temperature	I	-40	+25	+85	°C
	remperature	M/B	-55	+25	+ 125	
V _{ID}	A9 I.D. Input/O	A9 I.D. Input/Output			13.0	V

	ABSOLUTE MAXIMUM RATINGS 7				
Symbol	Parameter	Value	Unit		
Tstc	Storage Temperature	-65 to +125	°C		
TBIAS	Temperature Under Bias	-55 to +125	°C		
TOP	Operating Temperature	-55 to +125	°C		
lout	Output Short Circuit Current	100 ⁶	mA		
Vvo	Input/Output Voltage 2	-0.5 to $+7.0^3$	V		
Vpp	V _{PP} Supply Voltage ² During Erase/Program	-2.0 to + 14.0 ⁴	V		
V_{DD}	Supply Voltage ²	-2.0 to +7.0 ⁴	V		

CAP	CAPACITANCE 7: T _A = 25°C, F = 1.0MHz					
Symbol	Parameter	Max.	Unit	Condition		
C _{ADR}	Address Input	165				
Cae	Chip Enable	15				
CWE	Write Enable	165	рF	$V_{IN}^3 = 0V$		
CŒ	Output Enable	165				
Ciro	Data Input/Output	85]	<u></u>		

!	DC OUTPUT CHARACTERISTICS				
Symbol	Parameter	Condition	Min.	Max.	Unit
Voн	HIGH Voltage	I _{OH} = -2.5mA	2.4		V
Vou	LOW Voltage	$I_{OL} = 5.8 \text{mA}$		0.45	٧


-	DC OPERAT	ING CHARACTERISTICS: Ove	r operat	ing ranges		
Symbol	Characteristics	Test Conditions		Lin	Unit	
Syllibol	Characteristics	Test Conditions		Min.	Max.	Unit
I _{IN}	Input Leakage Current	$V_{DD} = V_{DD} \text{ max.}, V_{IN} = V_{DD} \text{ or } V_{SS}$		-16	+16	μΑ
lout	Output Leakage Current	$V_{DD} = V_{DD} \text{ max.}, V_{OUT} = V_{DD} \text{ or } V_{SS}$		-80	+80	μА
		V _{DD} = V _{DD} max., CE = V _{IH}		-	32	mA
Iccs	V _{DD} Standby Current	$V_{DD} = V_{DD} \text{ max.}, \overline{CE} = V_{DD} \pm 0.2V$			2400	μА
	V B 16	V _{DD} = V _{DD} max., \overline{CE} = V _{IL}	x8		80	<u> </u>
Iccr	V _{DD} Read Current	f = 8MHz, lout - 0mA TTL Inputs	x16		130	mA
	N. Data Milita Courant	Byte Write in Progress	x8		60	mA
lcow	V _{DD} Byte Write Current	Byte Write in Flogress	x16		90	III/X
Icae	V _{DD} Block Erase Current	Block Erase in Progress	x8		60	mA.
·ca	VDD Block trase current	DIOCK LIASE IN Flugiess	x16		90	11//
Icæs	V _{DD} Erase Suspend Current	Block Erase in Suspend, CE = ViH			50	mA
IPPS	V _{PP} Standby Current	$V_{PP} \leq V_{DD}$		-240	+ 240	μА
IPPR	V _{PP} Read Current	V _{PP} > V _{DD}	- 1		3200	μА
	N. B. d. Marine Course	$V_{PP} = V_{PPH}$	x8		35	4
lppw	V _{PP} Byte Write Current	Byte Write in Progress	x16		65	mA.
l	V Block Free Current	V _{PP} = V _{PPH} ,	x8		35	mA
IPPE	V _{PP} Block Erase Current	Block Erasure in Progress	x16		65	IIIA
PPES	V _{PP} Erase Suspend Current	VPP - VPPH, Block Erasure Suspender	db		3200	μΑ
VPPL	VPP During Normal Operations			0	6.5	V
V _{PPH}	V _{PP} Erase/Write Operations			11.4	12.6	V
liko	V _{DO} Erase/Write Lock Voltage			2.0	i T	V


BLOCK ERASE AND BYTE WRITE PERFORMANCE					
Parameter	Min.	Max.	Unit		
Block Erase Time		10	sec		
Block Write Time		2.1	sec		

	OUTPUT LOAD					
Load	Cį	Parameters Measured				
1	100 pF	except tor, tiz and toiz				
2	30pF	tor, tiz and toiz				

AC TEST CONDITIONS						
Input Pulse Levels 0V to 3.0V						
Input Pulse Rise and Fall Times	5ns					
Input and Output Timing Reference Levels	1.5V					
Output Timing Reference Levels During Verify	0.8V and +2.4V					


(whichever occurs first)





VII (0.8 VTII), Output timing ends at VIH and VIII. Input rise and fall times (10% to ()%) < 10ns.


AC Operating Conditions and Characteristics - Read Cycle: Over operating ranges 90ns 100 ns 120ns 150ns No. Symbol **Parameter** Unit Max. Min. Min. Max. Max. Max. Min. Min. 90 100 120 150 Read Cycle Time ns **TRC** 2 Address Access Time 90 100 120 150 ns tacc 90 100 120 Chip Enable Access Time 150 3 $t_{C\!E}$ ns 45 60 70 Output Enable Access Time 60 toe Chip Enable to Output in LOW-Z 7,8 0 0 0 0 5 ns tız 55 CE High to Output HIGH-Z 55 55 55 ns 6 t_{HZ} Output Enable to Output in LOW-Z 7,8 0 7 ns tolz Output Disable to Output in HIGH-Z 7,8 30 30 30 30 ns 8 tor Output Hold from Address, CE or OE Change 0 0 0 0 ton ns



NOTES:


- 1. Each SLCC contains one FLASH memory device enabled by separate chip enables. Typically this module would be used as a x16 device with CEO and CE1 tied together. When writing commands to the Command Register under these conditions, the command shown in the Command Definition Table should be duplicated to each byte (I/OO I/O7, I/O8 I/O15) of the module. If the command to be written is 40H like that for Setup Program/Program, 404OH would be written to the module followed by the 16 bit data. A single device can be programmed or erased by writing the appropriate command to the device the operation is to be performed on while 00H is written to the other devices that are enabled at the same time.
 - Care must be taken when doing Program Verify on a single device. Make certain that no other devices are driving the data bus of the devices that are not being verified but are enabled along with the device that is being verified. Any device that is enabled during Program Verify will be driving the data bus with the data that is programmed at that address.
- 2. All voltages are with respect to Vss.
- 3. -2.0V min. for pulse width less than 20ns (VIL min. = -0.5V at DC level).

- Maximum DC voltage on V_{PP} or A9 may over shoot to +14.0V for periods less than 20ns.
- Output shorted for no more than 1 second. No more than one output shorted at a time.
- Stresses greater than those under ABSOLUTE MAXIMUM RATINGS
 may cause permanent damage to the device. This is a stress rating
 only and functional operation of the device at these or any other
 conditions above those indicated in the operational sections of this
 specification is not implied. Exposure to absolute maximum rating
 conditions for extended periods may affect reliability.
- 7. This parameter is guaranteed and not 100% tested.
- Transition is measured at the point of ±500mV from steady state voltage.
- Chip Enable Controlled Writes: Write operations are driven by the valid combination of Chip Enable and Write Enable. In systems where Chip Enable defines the write pulse width (within a longer Write Enable timing waveform) all Set-up, Hold, and inactive Write Enable times should be measured relative to the Chip Enable waveform.




AC Operating Conditions and Characteristics - Write Cycle: Over operating ranges											
No. Symb	Sumbal	mbol Parameter	90ns		100ns		120ns		150ns		
NO.	Syllibol		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
10	tvvc	Write Cycle Time *	90		100		120		150		ns
11	tes	Chip Enable Setup to Write Enable Going Low	20		20		20		20		ns
12	tvvp	Write Pulse Width 9	40		40		40		40		ns
13	tups	V _{PP} Setup to Write Enable High	100		100		100		100		ns
14	tas	Address Setup Time to Write Enable High	40		40		40		40		ns
15	tios	Data Setup Time to Write Enable High	40		40		40		40		ns
16	ton	Data Hold Time from Write Enable High	5		5		5		5		ns
17	t _{AH}	Address Hold Time from Write Enable High	5		5	1	5		5		ns
18	tсн	Chip Enable Hold from Write Enable High	10		10		10		10		ns
19	twee	Write Pulse Width HIGH 9	30		30		30		30		ns
20	tosw	Duration of Byte Write Operation *	6	32	6	32	6	32	6	32	μs
21	tose	Duration of Block Erase Operation *†	0.3	10.0	0.3	10.0	0.3	10.0	0.3	10.0	sec
22	tive	Write Recovery Time before Read *‡	0		0		0		0		μs
23	t/ PH	V _{PP} Hold from Valid SDR *	0		0		0		0		ns

- * Valid for both Write and Alternate CE-Controlled Writes.
- † The typical byte write time should be approximately 9µs with V_{PP} = 12.0V and T_A = 25°C. ‡ The typical block erase time should be approximately 1.6 seconds with V_{PP} = 12.0V and T_A = 25°C.



	AC Operating Conditions and Characteristics Alternate CE-Controlled Writes: Over operating ranges										
No.	Symbol	l Parameter	90ns		100ns		120ns		150ns		Ī., ,
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
24	tvvs	Write Enable Setup to Chip Enable Going Low	0		0		0		0		μs
25	top	Chip Enable Pulse Width 9	50		50		50		50		ns
26	t∨ps	V _{PP} Setup to Chip Enable High	100		100		100		100		ns
27	tas	Address Setup Time to Chip Enable High	40		40		40		40		ns
28	tos	Data Setup Time to Chip Enable High	40		40		40		40		ns
29	ton	Data Hold Time from Chip Enable High	5		5		5		5		ns
30	tah	Address Hold Time from Chip Enable High	5		5		5		5		ns
31	twn	Write Enable Hold from Chip Enable High	0		0		0		0		ns
32	teph	Chip Enable Pulse Width HIGH 9	25		25		25		25		ns







FIGURE 3: AUTOMATIC BLOCK ERASE FLOWCHART




Bus Operations	Command	Comments
Write	Erase Setup	Data = 20H Address = Within block to be erased
Write	Erase	Data = = D0H Address = Within block to be erased
Standby/Read		Read Status Register Check SR.7 1 = Ready 0 = Busy Toggle OE or CE to update Status Register

Repeat for subsequence bytes.

Full status check can be done after each block or after a sequence of blocks.

Write FFH after the last block erase operation to reset the device to Read Array Mode.





Bus Operations	Command	Comments
Optional Read		CPU may already have read Status Register data in WSM Read polling above.
Standby		Check SR.3 1 = V _{PP} Low Detect
Standby		Check SR.4,SRE.5 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Block Erase Error


SR.3 MUST be cleared, if set during a Block Erase attempt, before further attempts are allowed by the Write State Machine.

SR.4 is only cleared by the Clear Status Register Command, in case where multiple block are erased before full status is checked.

If error is detected, clear the Status Register before attempting retry or other error recovery.







Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92841-1428

(714) 898-0007 ♦ (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772 ♦ http://www.dense-pac.com