



semiconductor, inc.

11403 West Bernado Court, Suite 100, San Diego, CA 92127.

Tel No: (619) 674 2233, Fax No: (619) 674 2230

2M x 32 SRAM MODULE

SYS322000ZK-015/020/025

Issue 1.2 : April 1999

Description

The SYS322000ZK is a plastic 64Mbit Static RAM Module offered in a low profile 72 pin ZIP package, organised as 2M x 32. The module utilises sixteen 512K x 8 SRAM's housed in TSOP II packages, surface mounted onto a dual FR4 epoxy PCB construction.

Four chip selects and the highest order address line are used to independently enable the eight bytes as well as the high or low block of addressable memory space. Reading or Writing is executed on individual or any combination of multiple bytes.

The module also incorporates on-board decoupling.

Features

- Access Times of 15/20/25 ns.
- 72 Pin Zig-zag-In-line Package (ZIP).
- 5 Volt Supply $\pm 10\%$.
- Operating Power (32bit mode) 7.60W (Max)
Standby Current (CMOS) 935mW (Max)
- Completely Static Operation.
- Equal Access and Cycle Times.
- All Inputs and Outputs Directly TTL Compatible.
- On-board Supply Decoupling Capacitors.

Block Diagram

See page 7.

Pin Functions

Address Inputs	A0 - A20
Data Input/Output	D0 - D31
Chip Selects	CS1~4
Write Enable	WE
Output Enable	OE
No Connect	NC
Power (+5V)	V _{cc}
Ground	GND

Package Details

Plastic 72 Pin ZIP

Pin Definition

TOP VIEW	
NC	1 NC
PD4	2 PD3
PD1	4 GND
D0	6 PD2
D1	8 D8
D2	10 D9
D3	12 D10
VCC	14 D11
A7	16 A0
A8	18 A1
A9	20 A2
D4	22 D12
D5	24 D13
D6	26 D14
D7	28 D15
WE	30 GND
A14	32 A15
CS1	34 CS2
	36
CS3	37 CS4
A16	38 A17
GND	40 OE
D16	42 D24
D17	44 D25
D18	46 D26
D19	48 D27
A10	50 A3
A11	52 A4
A12	54 A5
A13	56 VCC
D20	58 A6
D21	60 D28
D22	62 D29
D23	64 D30
GND	66 D31
A19	68 A18
NC	70 A20
	72

PD2 = PD3 = GND

PD1 = PD4 = OPEN

DC OPERATING CONDITIONS

Absolute Maximum Ratings

Parameter	Symbol	Min	Typ	Max	Unit
Voltage on any pin relative to V_{SS}	$V_T^{(2)}$	-0.3	-	7.0	V
Power Dissipation	P_T	-	-	16.0	W
Storage Temperature	T_{STG}	-55	-	125	°C

Notes : (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) V_T can be -2.0V pulse of less than 8ns.

Recommended Operating Conditions

DC Electrical Characteristics ($V_{DD} = 5V \pm 10\%$)

TA 0 to 70 °C

Parameter	Symbol	Test Condition	Min	Typ	max	Unit
I/P Leakage Current	Address, \overline{OE} , \overline{WE}	I_{LI} $0V \leq V_{IN} \leq V_{CC}$	-32	-	32	μA
Output Leakage Current	8-bit mode	I_{LO} $\overline{CS} = V_{IH}$, $V_{IO} = GND$ to V_{CC}	-32	-	32	μA
Operating Supply Current	32-bit mode	I_{CC1} Min. Cycle, $\overline{CS} = V_{IL}$, $V_{IL} \leq V_{IN} \leq V_{IH}$	-	-	1380	mA
Standby Supply Current	TTL levels	I_{SB1} $\overline{CS} = V_{IH}$	-	-	820	mA
	CMOS levels	I_{SB2} $\overline{CS} \geq V_{CC} - 0.2V$, $0.2 \leq V_{IN} \leq V_{CC} - 0.2V$	-	-	170	mA
Output Voltage	V_{OL}	$I_{OL} = 8.0mA$	-	-	0.4	V
	V_{OH}	$I_{OH} = -4.0mA$	2.4	-	-	V

Typical values are at $V_{CC}=5.0V$, $T_A=25^{\circ}C$ and specified loading. \overline{CS} above refers to $\overline{CS1\sim 4}$.


Capacitance ($V_{CC}=5V \pm 10\%$, $T_A=25^\circ C$)

Note: Capacitance calculated, not measured.

Parameter	Symbol	Test Condition	max	Unit
Input Capacitance (Address, \overline{OE} , \overline{WE})	C_{IN1}	$V_{IN} = 0V$	128	pF
I/P Capacitance (other)	C_{IN2}	$V_{IN} = 0V$	10	pF
I/O Capacitance	C_{IO}	$V_{IO} = 0V$	128	pF

AC Test Conditions**Output Load**

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 3ns
- * Input and Output timing reference levels: 1.5V
- * Output load: see diagram
- * $V_{CC} = 5V \pm 10\%$

**Operation Truth Table**

\overline{CS}	\overline{OE}	\overline{WE}	DATA PINS	SUPPLY CURRENT	MODE
H	X	X	High Impedance	$I_{SB1}, I_{SB2}, I_{SB3}$	Standby
L	L	H	Data Out	I_{CC1}	Read
L	H	L	Data In	I_{CC1}	Write
L	L	L	Data In	I_{CC1}	Write
L	H	H	High-Impedance	$I_{SB1}, I_{SB2}, I_{SB3}$	High-Z


Notes : H = V_{IH} : L = V_{IL} : X = V_{IH} or V_{IL}

AC OPERATING CONDITIONS**Read Cycle**


Parameter	Symbol	015		020		025	
		min	max	min	max	min	max
Read Cycle Time	t_{RC}	15	-	20	-	25	-
Address Access Time	t_{AA}	-	15	-	20	-	25
Chip Select Access Time	t_{ACS}	-	15	-	20	-	25
Output Enable to Output Valid	t_{OE}	-	7	-	9	-	13
Output Hold from Address Change	t_{OH}	3	-	3	-	3	-
Chip Selection to Output in Low Z	t_{CLZ}	3	-	3	-	3	-
Output Enable to Output in Low Z	t_{OLZ}	0	-	0	-	0	-
Chip Deselection to O/P in High Z	t_{CHZ}	0	7	0	9	0	10
Output Disable to Output in High Z	t_{OHZ}	0	7	0	9	0	10

Write Cycle


Parameter	Symbol	015		020		025	
		min	max	min	max	min	max
Write Cycle Time	t_{WC}	15	-	20	-	25	-
Chip Selection to End of Write	t_{CW}	12	-	15	-	20	-
Address Valid to End of Write	t_{AW}	12	-	15	-	20	-
Address Setup Time	t_{AS}	0	-	0	-	0	-
Write Pulse Width	t_{WP}	10	-	12	-	15	-
Write Recovery Time	t_{WR}	0	-	0	-	0	-
Write to Output in High Z	t_{WHZ}	0	7	0	9	0	10
Data to Write Time Overlap	t_{DW}	8	-	10	-	12	-
Data Hold from Write Time	t_{DH}	0	-	0	-	0	-
Output active from end of write	t_{OW}	3	-	3	-	3	-

Read Cycle Timing Waveform^(1,2)**AC Read Characteristics Notes**

- (1) \overline{WE} is High for Read Cycle.
- (2) All read cycle timing is referenced from the last valid address to the first transition address.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels.
- (4) At any given temperature and voltage condition, t_{CHZ} (max) is less than t_{CLZ} (min) both for a given module and from module to module.
- (5) These parameters are sampled and not 100% tested.


Write Cycle No.1 Timing Waveform^(1,4)

Write Cycle No.2 Timing Waveform^(1,9)




AC Write Characteristics Notes

- (1) All write cycle timing is referenced from the last valid address to the first transition address.
- (2) All writes occur during the overlap of $\overline{CS1\sim 4}$ and \overline{WE} low.
- (3) If \overline{OE} , $\overline{CS1\sim 4}$, and \overline{WE} are in the Read mode during this period, the I/O pins are low impedance state. Inputs of opposite phase to the output must not be applied because bus contention can occur.
- (4) Dout is the Read data of the new address.
- (5) \overline{OE} is continuously low.
- (6) Address is valid prior to or coincident with $\overline{CS1\sim 4}$ and \overline{WE} low, too avoid inadvertant writes.
- (7) $\overline{CS1\sim 4}$ or \overline{WE} must be high during address transitions.
- (8) When $\overline{CS1\sim 4}$ are low : I/O pins are in the output state. Input signals of opposite phase leading to the output should not be applied.
- (9) Defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.


Block Diagram

Package Information

Plastic 72 Pin Zig-zag-In-line Package (ZIP)



Ordering Information



Note :

Note : Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantability or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice.

Our products are subject to a constant process of development. Data may be changed at any time without notice.
Our products are not authorised for use as critical components in life support devices or systems without the express written approval of a company director.