CY7C192

## $64 \mathrm{~K} \times 4$ Static RAM with Separate I/O

## Features

- High speed
$-12 \mathrm{~ns}$
- CMOS for optimum speed/power
- Low active power
- 880 mW
- Low standby power
- 220 mW
- TTL-compatible inputs and outputs
- Automatic power-down when deselected


## Functional Description

The CY7C192 is a high-performance CMOS static RAM organized as $65,536 \times 4$ bits with separate I/O. Easy memory ex-
pansion is provided by active LOW Chip Enable ( $\overline{\mathrm{CE}}$ ) and three-state drivers. It has an automatic power-down feature, reducing the power consumption by $75 \%$ when deselected.
Writing to the device is accomplished when the Chip Enable ( $\overline{\mathrm{CE}}$ ) and write enable ( $\overline{\mathrm{WE})}$ inputs are both LOW.
Data on the four input pins ( $I_{0}$ through $I_{3}$ ) is written into the memory location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{15}$ ).
Reading the device is accomplished by taking the Chip Enable ( $\overline{\mathrm{CE}}$ ) LOW while the Write Enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.
The output pins stay in high-impedance state when Write Enable (WE) is LOW, or Chip Enable (CE) is HIGH.

A die coat is used to insure alpha immunity.


Pin Configurations


Selection Guide

|  | 7C192-12 | 7C192-15 | 7C192-20 | 7C192-25 |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 12 | 15 | 20 | 25 |
| Maximum Operating Current (mA) | 155 | 145 | 135 | 115 |
| Maximum Standby Current (mA) | 30 | 30 | 30 | 30 |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied. $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Supply Voltage to Ground Potential
(Pin 28 to Pin 14) $\qquad$ .-0.5 V to +7.0 V
DC Voltage Applied to Outputs in High Z State ${ }^{[1]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

DC Input Voltage ${ }^{[1]}$.................................. -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output Current into Outputs (LOW)............................. 20 mA
Static Discharge Voltage ........................................... >2001V
(per MIL-STD-883, Method 3015)
Latch-Up Current.
$>200 \mathrm{~mA}$
Operating Range

| Range | Ambient <br> Temperature${ }^{[2]}$ | V $_{\text {CC }}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | 7C192-12 |  | 7C192-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\text {CC }}$ | -5 | +5 | -5 | +5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}},$ Output Disabled | -5 | +5 | -5 | +5 | $\mu \mathrm{A}$ |
| Ios | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -300 |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{l}_{\mathrm{OUT}}=0 \mathrm{~mA}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \\ & =1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ |  | 155 |  | 145 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ PowerDown CurrentTTL Inputs | $\begin{aligned} & \text { Max. } V_{C C}, \overline{C E} \geq V_{I H}, V_{I N} \geq V_{I H} \text { or } \\ & V_{I N} \leq V_{I L}, f=f_{M A X} \end{aligned}$ |  | 30 |  | 30 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ PowerDown Current-CMOS Inputs | $\begin{aligned} & \text { Max. } V_{\mathrm{CC}}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \\ & \mathrm{f} 0 \end{aligned}$ |  | 10 |  | 10 | mA |

## Notes:

1. Minimum voltage is equal to -2.0 V for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the case temperature.
3. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | 7C192-20 |  | 7C192-25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 | $\begin{gathered} \mathrm{V}_{\mathrm{cc}} \\ +0.3 \mathrm{~V} \end{gathered}$ | 2.2 | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}} \\ +0.3 \mathrm{~V} \end{gathered}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[1]}$ |  | -0.5 | 0.8 | -3.0 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ | -5 | +5 | -5 | +5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled | -5 | +5 | -5 | +5 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {OS }}$ | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  | -300 |  | -300 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{f}_{\mathrm{f}} \mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ |  | 135 |  | 115 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current-TTL Inputs | $\begin{aligned} & \text { Max. } V_{C C}, \overline{C E} \geq V_{I H}, V_{I N} \geq V_{I H} \text { or } \\ & V_{I N} \leq V_{I L}, f=f_{M A X} \end{aligned}$ |  | 30 |  | 30 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic $\overline{\mathrm{CE}}$ Power-Down Current-CMOS Inputs | $\begin{aligned} & \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ |  | 15 |  | 15 | mA |

Capacitance ${ }^{[4]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |
|  |  |  |  |  |

## AC Test Loads and Waveforms ${ }^{[5]}$


SCOPE
(a)



Equivalent to: THÉVENIN EQUIVALENT
OUTPUTo 1.73V

Notes:
4. Tested initially and after any design or process changes that may affect these parameters.
5. $\mathrm{t}_{\mathrm{r}}=\leq 3 \mathrm{~ns}$ for the -12 and -15 speeds. $\mathrm{T}_{\mathrm{r}}=\leq 5 \mathrm{~ns}$ for the -20 and slower speeds.

Switching Characteristics Over the Operating Range ${ }^{[6]}$

| Parameter | Description | 7C192-12 |  | 7C192-15 |  | 7C192-20 |  | 7C192-25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold from Address Change | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| tıZCE | $\overline{\mathrm{CE}}$ LOW to Low $Z^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\begin{aligned} & \overline{\text { CE }} \text { HIGH to } \\ & \text { High } Z^{[7,8]} \end{aligned}$ |  | 5 |  | 7 |  | 9 |  | 11 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\mathrm{CE}} \mathrm{HIGH}$ to Power-Down |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| WRITE CYCLE ${ }^{[9]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{wc}}$ | Write Cycle Time | 12 |  | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 9 |  | 10 |  | 15 |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{AW}}$ | Address Set-Up to Write End | 9 |  | 10 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address Set-Up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tPWE | $\overline{\text { WE Pulse Width }}$ | 8 |  | 9 |  | 15 |  | 18 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 8 |  | 9 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| tızWE | $\overline{\text { WE }}$ HIGH to Low Z (7C192) ${ }^{[7]}$ | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $t_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High Z (7C192) ${ }^{[7,8]}$ |  | 7 |  | 7 |  | 10 |  | 11 | ns |
| $t_{\text {DWE }}$ | $\overline{\mathrm{WE}}$ LOW to Data Valid (7C191) |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {ADV }}$ | Data Valid to Output Valid (7C191) |  | 12 |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {DCE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid (7C191) |  | 12 |  | 15 |  | 20 |  | 25 | ns |

## Notes:

6. Test conditions assume signal transition time of 3 ns or less for -12 and -15 speeds and 5 ns or less for -20 through -25 speeds, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
7. At any given temperature and voltage condition, $t_{H Z C E}$ is less than $t_{L Z C E}, t_{H Z W E}$ is less than $t_{L Z W E}$ for any given device. These parameters are guaranteed by design and not 100\% tested.
8. $\quad t_{\text {HZCE }}$ and $t_{\text {HZWE }}$ are specified with $C_{L}=5 \mathrm{pF}$ as in part (b) of $A C$ Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
9. The internal write time of the memory is defined by the overlap of $\overline{C E}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

## Switching Waveforms

Read Cycle No. ${ }^{[10,11]}$


Read Cycle No. $2^{[10,12]}$


C191-7
Write Cycle No. 1 (WE Controlled) ${ }^{[9]}$


## Notes:

10. $\overline{\text { WE }}$ is HIGH for read cycle.
11. Device is continuously selected, $\overline{C E}=V_{L}$
12. Address valid prior to or coincident with $\overline{C E}$ transition LOW.

## Switching Waveforms (continued)

Write Cycle No. 2 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{(9,13]}$


C191-9
Notes:
13. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}} \mathrm{HIGH}$, the output remains in a high-impedance state.

## Typical DC and AC Characteristics



NORMALIZED ACCESS TIME
vs. SUPPLY VOLTAGE


TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE


NORMALIZED SUPPLY CURRENT
vs. AMBIENT TEMPERATURE


NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE


TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING


OUTPUT SOURCE CURRENT
vs. OUTPUT VOLTAGE


OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE


NORMALIZED Icc vs. CYCLE TIME


CY7C192

## Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :--- | :---: | :--- | :--- |
| 12 | CY7C192-12PC | P21 | 28-Lead (300-Mil) Molded DIP | Commercial |
|  | CY7C192-12VC | V21 | 28-Lead Molded SOJ |  |
|  | CY7C192-15PC | P21 | 28-Lead (300-Mil) Molded DIP | Commercial |
|  | CY7C192-15VC | V21 | 28-Lead Molded SOJ |  |
| 20 | CY7C192-20PC | P21 | 28-Lead (300-Mil) Molded DIP | Commercial |
|  | CY7C192-20VC | V21 | 28-Lead Molded SOJ |  |
| 25 | CY7C192-25PC | P21 | 28-Lead (300-Mil) Molded DIP | Commercial |
|  | CY7C192-25VC | V21 | 28-Lead Molded SOJ |  |

## Package Diagrams

28-Lead (300-MiI) Molded DIP P21


## 28-Lead (300-Mil) Molded SOJ V21

DIMENSIDNS IN INCHES MIN.
MAX


DETAIL A EXTERNAL LEAD DESIGN


| Document Title: CY7C192 64K x 4 Static RAM with Separate I/O <br> Document Number: 38-05047 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| REV. | ECN NO. | Issue <br> Date | Orig. of <br> Change | Description of Change |
| ** | 107149 | $09 / 10 / 01$ | SZV | Change Spec number from: 38-00076 to 38-05047 |

