

## MTXO Series 14 DIP, 5.0 Volt, HCMOS/TTL, TCXO






- Stable TCXO to +/- 1ppm
- Reference timing for SONET, ATM, Instrumentation, and Military Applications





M6013Sxxx - Contact factory for datasheet.



All dimensions in inches (mm).

	PARAMETER	Symbol	Min.	Tun	May	Units	Condition/Notes	
Electrical Specifications		Symbol F	0.5	Тур.	Max.			
	Frequency Range	-			155.52	MHz	CMOS/TTL	
			10	<u> </u>	33	MHz	Sinewave	
	Operating Temperature	Та	(See ordering information)					
	Storage Temperature	Ts	-55		+125	°C		
	Frequency Stability	ΔF/F	(See ordering information)					
	Aging							
	1st Year		000		1.5	ppm		
	Thereafter (per year)				0.5	ppm		
	Control Voltage	Vc	0	2.5	5.0	V	Negative Slope	
	Tuning Range				5	ppm/V		
	Modulation Bandwidth	fm	10			kHz		
	Input Impedance	Zin	100k			Ω		
	Input Voltage	Vdd	4.75	5.0	5.25	V		
	Input Current	ldd			30	mA	0.5 to 70 MHz	
					45	mA	70.001 to 155.52 MHz	
	Output Type						CMOS/TTL/Sinewave	
	Load	5 TTL or 15 pF Max. CMOS/TTL						
			50 Ohms to ground Sinewave					
	Symmetry (Duty Cycle)		(See ordering information)				See Note 1	
	Logic "1" Level	Voh	4.5			V	CMOS/TTL	
	Logic "0" Level	Vol			0.5	V	CMOS/TTL	
	Output Power	Po	0			dBm		
	Rise/Fall Time	Tr/Tf					See Note 2	
	0.5 to 30 MHz				10	ns		
	30.001 to 155.52 MHz				5	ns		
	Start up Time		10			ms		
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier	
	@ 19.44 MHz	-78	-103	-136	-143	-146	dBc/Hz	
	@ 155.52 MHz	-42	-66	-76	-80	-89	dBc/Hz	
Environmental								
	Mechanical Shock	Per MIL-STD-202, Method 213, Condition C (100 g's, 6mS duration, ½ sinewave)						
	Vibration	Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)						
	Hermeticity	Per MIL-STD-202, Method 112 (1x10-8 atm. cc/s of Helium)						
	Thermal Cycle	Per MIL-STD-883, Method 1010, Condition B (-55°C to +125°C, 15 min dwell, 10 cycles)						
Ш	Solderability	Per EIAJ-STD-002						
	Soldering Conditions	+240°C max. for 10 secs.						
1		Symmetry is measured at 1.4 V with TTL load: and at 50% Vdd with HCMOS load						

- 1. Symmetry is measured at 1.4 V with TTL load; and at 50% Vdd with HCMOS load.
- 2. Rise/fall times are measured between 0.5 V ands 2.4 V with TTL load; and between 10% Vdd and 90% Vdd with HCMOS load. Output levels to +8 dBM are available. Contact factory for non-standard requirements.
- 3. TTL Load see load circuit diagram #1. HCMOS Load see load circuit diagram #2. Sinewave Load see load circuit diagram #8.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.