

## FEATURES

- Low Offset Voltage: 50  $\mu$ V max
- Low Offset Voltage Drift: 0.5  $\mu$ V/ $^{\circ}$ C max
- Very Low Bias Current
  - +25 $^{\circ}$ C: 100 pA max
  - 55 $^{\circ}$ C to +125 $^{\circ}$ C: 450 pA max
- Very High Open-Loop Gain: 2000 V/mV min
- Low Supply Current (per Amplifier): 625  $\mu$ A max
- Operates from  $\pm$ 2 V to  $\pm$ 20 V Supplies
- High Common-Mode Rejection: 120 dB min

## APPLICATIONS

- Strain Gage and Bridge Amplifiers
- High Stability Thermocouple Amplifiers
- Instrumentation Amplifiers
- Photo-Current Monitors
- High Gain Linearity Amplifiers
- Long-Term Integrators/Filters
- Sample-and-Hold Amplifiers
- Peak Detectors
- Logarithmic Amplifiers
- Battery-Powered Systems

## GENERAL DESCRIPTION

The OP497 is a quad op amp with precision performance in the space saving, industry standard 16-pin SOIC package. Its combination of exceptional precision with low power and extremely low input bias current makes the quad OP497 useful in a wide variety of applications.


Precision performance of the OP497 includes very low offset, under 50  $\mu$ V, and low drift, below 0.5  $\mu$ V/ $^{\circ}$ C. Open-loop gain exceeds 2000 V/mV insuring high linearity in every application. Errors due to common-mode signals are eliminated by the OP497's common-mode rejection of over 120 dB. The OP497's power supply rejection of over 120 dB minimizes offset voltage changes experienced in battery powered systems. Supply current of the OP497 is under 625  $\mu$ A per amplifier, and it can operate with supply voltages as low as  $\pm$ 2 V.

The OP497 utilizes a superbeta input stage with bias current cancellation to maintain picoamp bias currents at all temperatures. This is in contrast to FET input op amps whose bias currents start in the picoamp range at 25 $^{\circ}$ C, but double for every 10 $^{\circ}$ C rise in temperature, to reach the nanoamp range above 85 $^{\circ}$ C. Input bias current of the OP497 is under 100 pA at 25 $^{\circ}$ C and is under 450 pA over the military temperature range.

Combining precision, low power and low bias current, the OP497 is ideal for a number of applications including instrumentation amplifiers, log amplifiers, photodiode preamplifiers and long-term integrators. For a single device see the OP97, for a dual see the OP297.


## PIN CONNECTIONS

### 16-Lead Wide Body SOIC (S Suffix)



### 14-Lead Plastic DIP (P Suffix)

### 14-Lead Ceramic DIP (Y Suffix)



### 20-Position Chip Carrier (RC Suffix)

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option*
OP497AY	55 $^{\circ}$ C to +125 $^{\circ}$ C	14-Pin Cerdip	Q-14
OP497BY/883C	55 $^{\circ}$ C to +125 $^{\circ}$ C	14-Pin Cerdip	Q-14
OP497CY	-55 $^{\circ}$ C to +125 $^{\circ}$ C	14-Pin Cerdip	Q-14
OP497BRC/883	-55 $^{\circ}$ C to +125 $^{\circ}$ C	20-Contact LCC	E-20A
OP497FY	40 $^{\circ}$ C to +85 $^{\circ}$ C	14-Pin Cerdip	Q-14
OP497FP	40 $^{\circ}$ C to +85 $^{\circ}$ C	14-Pin Plastic DIP	N-14
OP497FS	40 $^{\circ}$ C to +85 $^{\circ}$ C	16-Pin SOIC	R-16
OP497GP	40 $^{\circ}$ C to +85 $^{\circ}$ C	14-Pin Plastic DIP	N-14
OP497GS	40 $^{\circ}$ C to +85 $^{\circ}$ C	16-Pin SOIC	R-16
OP497GS-REEL	40 $^{\circ}$ C to +85 $^{\circ}$ C	16-Pin SOIC	R-16

\*For outline information see Package Information section.

# OP497—SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS (@ $V_S = \pm 15$ V, $T_A = +25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	A	B/F	C/G	Units			
			Min	Typ	Max				
<b>INPUT CHARACTERISTICS</b>									
Offset Voltage	$V_{OS}$		20	50	40	75	80	150	$\mu\text{V}$
		$40^\circ\text{C} < T_A < +85^\circ\text{C}$			70	150	120	250	
		$55^\circ\text{C} < T_A < +125^\circ\text{C}$	40	100	80	150	140	300	$\mu\text{V}/^\circ\text{C}$
Average Input Offset Voltage Drift	$TCV_{OS}$	$T_{MIN} \text{ to } T_{MAX}$	0.2	0.5	0.4	1.0	0.6	1.5	$\mu\text{V}/^\circ\text{C}$
Long Term Input Offset Voltage Stability			0.1		0.1		0.1		$\mu\text{V}/\text{Mo}$
Input Bias Current	$I_B$	$V_{CM} = 0$ V	30	100	40	150	60	200	pA
		$40^\circ\text{C} < T_A < +85^\circ\text{C}$			60	200	80	300	
		$55^\circ\text{C} < T_A < +125^\circ\text{C}$	80	450	110	600	130	600	
Average Input Bias Current Drift	$TC_{IB}$	$40^\circ\text{C} < T_A < +85^\circ\text{C}$	0.5		0.3		0.3		$\text{pA}/^\circ\text{C}$
		$55^\circ\text{C} < T_A < +125^\circ\text{C}$			0.7		0.7		
Input Offset Current	$I_{OS}$	$V_{CM} = 0$ V	15	100	30	150	50	200	pA
		$40^\circ\text{C} < T_A < +85^\circ\text{C}$			50	200	80	300	
		$55^\circ\text{C} < T_A < +125^\circ\text{C}$	35	400	60	600	90	600	
Average Input Offset Current Drift	$TC_{IOS}$		0.2		0.3		0.4		$\text{pA}/^\circ\text{C}$
Input Voltage Range <sup>1</sup>	IVR		$\pm 13$	$\pm 14$	$\pm 13$	$\pm 14$	$\pm 13$	$\pm 14$	V
Common-Mode Rejection	CMR	$T_{MIN} \text{ to } T_{MAX}$	$\pm 13$	$\pm 13.5$	$\pm 13$	$\pm 13.5$	$\pm 13$	$\pm 13.5$	dB
		$V_{CM} = \pm 13$ V	120	140	114	135	114	135	
		$T_{MIN} \text{ to } T_{MAX}$	114	130	108	120	108	120	
Large Signal Voltage Gain	$A_VO$	$V_O = \pm 10$ V, $R_L = 2$ k $\Omega$	2000	6000	1500	4000	1200	4000	V/mV
		$-40^\circ\text{C} < T_A < +85^\circ\text{C}$			800	2000	800	2000	
		$-55^\circ\text{C} < T_A < +125^\circ\text{C}$	1200	4000	1000	3000	800	3000	
Input Resistance Differential Mode	$R_{IN}$		30		30		30		M $\Omega$
Input Resistance Common Mode	$R_{INCM}$		500		500		500		G $\Omega$
Input Capacitance	$C_{IN}$		3		3		3		pF
<b>OUTPUT CHARACTERISTICS</b>									
Output Voltage Swing	$V_O$	$R_L = 2$ k $\Omega$	$\pm 13$	$\pm 13.7$	$\pm 13$	$\pm 13.7$	$\pm 13$	$\pm 13.7$	V
		$R_L = 10$ k $\Omega$	$\pm 13$	$\pm 14$	$\pm 13$	$\pm 14$	$\pm 13$	$\pm 14$	
		$T_{MIN} \text{ to } T_{MAX}, R_L = 10$ k $\Omega$	$\pm 13$	$\pm 13.5$	$\pm 13$	$\pm 13.5$	$\pm 13$	$\pm 13.5$	
Short Circuit	$I_{SC}$		$\pm 25$		$\pm 25$		$\pm 25$		mA
<b>POWER SUPPLY</b>									
Power Supply Rejection Ratio	PSRR	$V_S = \pm 2$ V to $\pm 20$ V	120	140	114	135	114	135	dB
		$V_S = \pm 2.5$ V to $\pm 20$ V							
		$T_{MIN} \text{ to } T_{MAX}$	114	130	108	120	108	120	
Supply Current (per Amplifier)	$I_S$	No Load	525	625	525	625	525	625	$\mu\text{A}$
		$T_{MIN} \text{ to } T_{MAX}$	580	750	580	750	580	750	
Supply Voltage Range	$V_S$	Operating Range	$\pm 2$	$\pm 20$	$\pm 2$	$\pm 20$	$\pm 2$	$\pm 20$	V
		$T_{MIN} \text{ to } T_{MAX}$	$\pm 2.5$	$\pm 20$	$\pm 2.5$	$\pm 20$	$\pm 2.5$	$\pm 20$	
<b>DYNAMIC PERFORMANCE</b>									
Slew Rate	SR		0.05	0.15	0.05	0.15	0.05	0.15	V/ $\mu\text{s}$
Gain Bandwidth Product	GBW		500		500		500		k $\text{Hz}$
Channel Separation	CS	$V_O = \pm 20$ V p-p, $f_0 = 10$ Hz	150		150		150		dB
<b>NOISE PERFORMANCE</b>									
Voltage Noise	$e_n$ p-p	0.1 Hz to 10 Hz		0.3		0.3		0.3	$\mu\text{V}$ p-p
Voltage Noise Density	$e_n$	$\pm 10$ Hz		17		17		17	$\text{nV}/\sqrt{\text{Hz}}$
		$\pm 1$ kHz		15		15		15	$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	10 Hz		20		20		20	$\text{fA}/\sqrt{\text{Hz}}$

### NOTES

<sup>1</sup>Guaranteed by CMR test.

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage	.....	$\pm 20$ V
Input Voltage <sup>2</sup>	.....	$\pm 20$ V
Differential Input Voltage <sup>2</sup>	.....	40 V
Output Short-Circuit Duration	.....	Indefinite
Storage Temperature Range		
Y, RC Package	.....	$65^\circ\text{C}$ to $+175^\circ\text{C}$
P, S Package	.....	$65^\circ\text{C}$ to $+150^\circ\text{C}$
Operating Temperature Range		
OP497A, B, C (Y)	.....	$55^\circ\text{C}$ to $+125^\circ\text{C}$
OP497I, G (Y)	.....	$40^\circ\text{C}$ to $+85^\circ\text{C}$
OP497F, G (P, S)	.....	$40^\circ\text{C}$ to $+85^\circ\text{C}$

### Junction Temperature

Y, RC Package	.....	$-65^\circ\text{C}$ to $+175^\circ\text{C}$
P, S Package	.....	$65^\circ\text{C}$ to $+150^\circ\text{C}$

### Lead Temperature Range (Soldering, 60 sec) .....

Package Type	$\theta_{JA}$	$\theta_{JC}$	Units
14-Pin Cerdip (Y)	94	10	°C/W
14-Pin Plastic DIP (P)	76	33	°C/W
20-Contact LCC (RC)	78	33	°C/W
16-Pin SOIC (S)	92	23	°C/W